

VIVEKANANDHA

COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University Chennai)



COLLEGE VISION

To impart value based education in Engineering and Technology to empower young women to meet the societal exigency with a global outlook.

COLLEGE MISSION

- To provide holistic education through innovative teaching-learning practices
- To instill self confidence among rural students by supplementing with cocurricular and extra-curricular activities
- To inculcate the spirit of innovation through training, research and development
- To provide industrial exposure to meet the global challenges
- To create an environment for continual progress through lifelong learning

DEPARTMENT VISION

> To Produce Innovative, Creative, Ethical and Socially responsible Electronics and Communication women engineers to meet the global challenges

DEPARTMENT MISSION

- > To create a unique learning environment in Electronics and Communication Engineering to mould a strong engineer with professional ethics
- > To provide practical exposure to compete in the global market
- Fostering culture of innovation, research and lifelong learning

Bos Chairman,

Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.



VIVEKANANDHA

COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University Chennai)



M.E. VLSI DESIGN Regulation 2023 CHOICE BASED CREDIT SYSTEM

PROGRAMME EDUCATIONAL OBJECTIVES (PEOs)

- PEO I. To acquire a background in Basic science and Mathematics and ability to use these tools in VLSI Design.
- PEO II. Teach students to understand the principles involved in the latest software required for designing and critically analyzing electronic systems relevant to industry and society.
- PEO III. To attain the qualities of professional leadership to deliver effectively in a multi-disciplinary team and domains
- PEO IV. Mould students to be able to communicate efficiently
- PEO V. Motivate students to take up socially relevant and challenging projects and propose innovative solution to problems for the benefit of society.

PROGRAM SPECIFIC OUTCOMES (PSOs):

At the end of this program, graduate will be able to:

- PSO 1: Comprehend the basic concepts of VLSI Design and apply them in the day to day life to design and execute complete engineering systems.
- PSO 2: Design, verify and validate VLSI functional elements for numerous applications including signal processing, communications, computer networks.
- PSO 3: Demonstrate the intellectual level with peer engineers and others to work together to arrive at a cost-effective, appropriate solution for various problems.

Bos Chairman,

Faculty of Electronics and Communication Engineering,
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchangode, Namakkai - 837 205.

PROGRAMME OUTCOMES (PO_S)

- PO 1. Apply knowledge of Mathematics, Science, Engineering fundamentals and an Engineering specialization to the conceptualization of Engineering models.
- PO 2. Identify, formulate, research literature and solve complex Electronics and communication engineering problems reaching substantiated conclusions using first principles of Mathematics and Engineering sciences.
- PO 3. Design solutions for complex Electronics and Communication Engineering problems and design systems, components or processes that meet specified needs with appropriate consideration for public health and safety, cultural, societal, and environmental considerations.
- PO 4. Conduct investigations of complex problems including design of experiments, analysis and interpretation of data, and synthesis of information to provide valid conclusions.
- PO 5. Create, select and apply appropriate techniques, resources, and modern Engineering tools, including prediction and modeling, to complex Electronics and Communication Engineering activities, with an understanding of the limitations.
- PO 6. Function effectively as an individual, and as a member or leader in diverse teams and in multi disciplinary settings.
- PO 7. Communicate effectively on complex Electronics and Communication Engineering activities with the Engineering community and with society at large, such as being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
- PO 8. Demonstrate understanding of the societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to Engineering practice.

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

- PO 9. Understand and commit to professional ethics and responsibilities and norms of engineering practice.
- PO 10. Understand the impact of engineering solutions in a societal context and demonstrate knowledge of and need for sustainable development.
- PO 11. Demonstrate a knowledge and understanding of management and business practices, such as risk and change management, and understand their limitations.
- PO 12. Recognize the need for, and have the ability to engage in independent and lifelong learning.

MAPPING OF PROGRAMME EDUCATIONAL OBJECTIVES (PEO_S) WITH PROGRAMME OUTCOMES (PO_S)

A broad relation between the programme educational objective and the outcomes is given in the following table

PROGRAMME	PROGRAMME OUTCOMES												
EDUCATIONAL OBJECTIVES	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	
PEO 1	√	✓					1						
PEO 2			✓	√	V							1	
PEO 3				V		✓							
PEO 4						1				✓	✓		
PEO 5						1	✓	✓	√	✓	1	✓	

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

SEM	Course	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO 9	PO10	PO11	PO12
	Applied	1	1	1		V							
	Mathematics		,			,							
	Analog IC	1	✓	✓		✓							
	Design VLSI Digital												
	Signal	1	✓	✓		✓					:		
	Processing												
	Professional												
	Elective – I												
I	Professional Elective – II												
	Audit Course I												
	Analog VLSI System	1	1			✓			✓	 	/		
	Laboratory												
	Electronic Design												
	Automation	/	~			✓			~	~	✓		
	Laboratory												
	Low Power	1	√	√		✓							
	VLSI Design												
	Testing and Verification of	1	✓	1		1							
	VLSI Circuits	,	•	,		•							
	VLSI for												
	Wireless	1	✓	✓		✓							
	Communication												
	Professional												
	Elective – III												
II	Professional Elective – IV												
	Audit Course II												
	Digital VLSI System	1	1			1			✓	/	✓		
	Laboratory												
	VLSI Design												
	Verification and	1	√			1			✓	/	/		
	Testing	•	V			*			*	•	*		
	Laboratory												
	Mini Project-I	✓	✓			✓			✓	✓	✓		
	ASIC Design	V	✓	'		V							
	Professional												
***	Elective – V												
III	Open Elective -												
	I												
	Dissertation Phase -I	✓	✓	✓	1	✓	✓	✓	✓	✓	✓	✓	✓
***	Dissertation				,		,	 		,		—	
IV	Phase – II	✓	✓	✓	1	~	✓	✓	✓	✓	✓	✓	/



		ANDHA COLLEG tonomous Institutio Elayampala	on Affiliate	d to A	nna Univ	ersity			SO ROTATE DI CANALITATION DI STANDANIA					
Programme	M.E.	Programme Code			205		Regulat	ion	202	23				
Department	l	IGN / ELECTRO					Seme	ster]					
	(Applicable to	o the students admi	CURRICU tted from tl			ar 2023	3-2024 on	wards)						
Course Code	Cou	rse Name	Category	Pe	riods / W	eek	Credit	Max	imum I	Marks				
		1,000	curegory	L	Т	P	С	CA	ESE	Total				
			ТНЕОН	RY				J	1	I				
P23MA102	Applied Ma	thematics	FC	3	0	0	3	40	60	100				
P23VD101	Analog IC	Design	PCC	3	0	0	3	40	60	100				
P23VD102	VLSI Digita Processing	al Signal	PCC	3	0	0	3	40	60	100				
	Professional	Elective – I	PEC	3	0	0	3	40	60	100				
	Professional	Elective – II	PEC	3	0	0	3	40	60	100				
	Audit Course	:-I	AC	2	0	0	0	100	_	100				
			PRACTIO	CAL	•	•			!					
P23VD103	Analog VLS Laboratory	SI System	PCC	0	0	4	2	60 40 1						
P23VD104	Electronic I Laboratory	Design Automation	PCC	0	0	4	2	60	100					
					Total C	redits	19	420	380	800				

PCC – Professional Core Course, PEC – Professional Elective Course, AC- Program Audit Course, FC-Foundational Course, CA - Continuous Assessment, ESE - End Semester Examination

BoS Chairman,

Faculty of Electronics and Communication Engineering,
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.



VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN

(Autonomous Institution Affiliated to Anna University Chennai) Elayampalayam, Tiruchengode – 637 205



Programme	M.E.	Programme Code	205	Regulation	2023
Department	VLSI DESI COMMUN	GN / ELECTRONICS AND ICATION ENGINEERING		Semester	П

CURRICULUM

(Applicable to the students admitted from the academic year 2023-2024 onwards)

Course Code	Course Name	Category	Peri	iods / W	⁷ eek	Credit	Maxin	num Ma	rks
			L	Т	P	С	CA	ESE	Tot al
		THEOR	Y						
P23VD205	Low Power VLSI Design	PCC	3	0	0	3	40	60	100
P23VD206	Testing and Verification of VLSI Circuits	PCC	3	0	0	3	40	60	100
P23VD207	VLSI for Wireless Communication	PCC	3	0	0	3	40	60	100
	Professional Elective – III	PEC	3	0	0	3	40	60	100
	Professional Elective – IV	PEC	3	0	0	3	40	60	100
	Audit Course-II	AC	2	0	0	0	100	-	100
		PRACTIC	CAL						
P23VD208	Digital VLSI System Laboratory	PCC	0	0	4	2	60	40	100
P23VD209	VLSI Design Verification and Testing Laboratory	PCC	0	0	4	2	60	40	100
P23VD210	Mini Project-I	EEC	0	0	4	2	100	-	100
			7	Total C	redits	21	460	440	900


PCC – Professional Core Course, PEC – Professional Elective Course, AC- Program Audit Course, CA - Continuous Assessment, ESE - End Semester Examination

Bos Chairman,

Faculty of Electronics and Communication Engineering.

Vivekanandha College of Engineering
for Women (Autonomous),

Tiruchengode, Namakkal - 637 205.



PCC – Professional Core Course, PEC – Professional Elective Course, OEC- Open Elective Course, EEC – Employability Enhancement Course, CA - Continuous Assessment, ESE - End Semester Examination

Bos Chairman,

Faculty of Electronics and Communication Engineering,
Vivekanandha College of Engineering
for Woman (Autonomous),
Tiruchengede, Namakkal - 637 205.

		NANDHA COI conomous Institu Elayamp		ed to Anr	ıa Uni	versity (N	Tiprincial series			
Programme	M.E.	Programme Co	de		205		Regulat	ion	202	23		
Department	1	ESIGN / ELECTRONICS AND UNICATION ENGINEERING Semester IV										
,	CURRICULUM (Applicable to the students admitted from the academic year 2023-2024 onwards)											
Course Code	Cour	se Name	Category	Perio	ds / W	/eek	Credit	Max	imum N	Aarks		
			J Samuel Samuel	L	Т	P	С	CA	ESE	Total		
			PRACT	ICAL								
P23VD413	Dissertation	Phase – II	EEC	0	0	32	16	60	40	100		
			•	7	otal (Credits	16	60	40	100		

EEC – Employability Enhancement Course, CA - Continuous Assessment, ESE - End Semester Examination

Cumulative Course Credits -73

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

PROFESSIONAL CORE COURSES (PCC)

Course Code	Course Name	Category	Per	iods / Wo	eek	Credit	Max	imum l	Marks
	Course Ivame	Category	L	Т	P	С	CA	ESE	Total
P23VD101	Analog IC Design	PCC	3	0	0	3	40	60	100
P23VD102	VLSI Digital Signal Processing	PCC	3	0	0	3	40	60	100
P23VD103	Analog VLSI System Laboratory	PCC	0	0	4	2	60	40	100
P23VD104	Electronic Design Automation Laboratory	PCC	0	0	4	2	60	40	100
P23VD205	Low Power VLSI Design	PCC	3	0	0	3	40	60	100
P23VD206	Testing and Verification of VLSI Circuits	PCC	3	0	0	3	40	60	100
P23VD207	VLSI for Wireless Communication	PCC	3	0	0	3	40	60	100
P23VD208	Digital VLSI System Laboratory	PCC	0	0	4	2	60	40	100
P23VD209	VLSI Design Verification and Testing Laboratory	PCC	0	0	4	2	60	40	100
P23VD311	ASIC Design	PCC	3	0	0	3	40	60	100

ENHANCED EMPLOYABILITY COURSES (EEC)

Course	Course Name	Catagory	Per	iods / W	eek	Credit	Maximum Marks			
Code P23VD210	Course Ivame	Category	L	Т	Р	С	CA	ESE	Total	
P23VD210	Mini Project-I	EEC	0	0	4	2	60	40	100	
P23VD312	Dissertation Phase -I	EEC	0	0	16	8	60	40	100	
P23VD413	Dissertation Phase – II	EEC	0	0	32	16	60	40	100	

Bos Chairman,
Faculty of Electronics and Communication Engineering. Vivekanandha College of Engineering for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

FOUNDATION COURSE (FC)

Course	Course Name	Category	Peri	ods / V	Veek	Credit	Maximum Marks			
Code	Course Ivame	Category	L	T	P	С	CA	ESE	Total	
P23MA102	Applied Mathematics	FC	3	0	0	3	40	60	100	

PROFESSIONAL ELECTIVE - I

Course code	Course Name	Category	L	Т	P	C	CA	ESE	Total
P23VDE01	Embedded System Design	PEC	3	0	0	3	40	60	100
P23VDE02	Physics of MOS Transistors	PEC	3	0	0	3	40	60	100
P23VDE03	Foundations of VLSI CAD	PEC	3	0	0	3	40	60	100
P23VDE04	HDL with System Modeling	PEC	3	0	0	3	40	60	100

PROFESSIONAL ELECTIVE - II

Course code	Course Name	Category	L	Т	P	C	CA	ESE	Total
P23VDE05	Introduction to MEMS	PEC	3	0	0	3	40	60	100
P23VDE06	Multimedia Compression Techniques	PEC	3	0	0	3	40	60	100
P23VDE07	Semiconductor Memory Design	PEC	3	0	0	3	40	60	100
P23VDE08	System on Chip Design	PEC	3	0	0	3	40	60	100

PROFESSIONAL ELECTIVE - III

Course code	Course Name	Category	L	Т	P	C	CA	ESE	Total
P23VDE09	Hardware Design Verification Techniques	PEC	3	0	0	3	40	60	100
P23VDE10	RF Microelectronics Chip Design	PEC	3	0	0	3	40	60	100
P23VDE11	Mixed Signal VLSI Design	PEC	3	0	0	3	40	60	100
P23VDE12	Nano Electronics	PEC	3	0	0	3	40	60	100

Bos Chairman,
Faculty of Electronics and Communication Engineering, Vivekanandha College of Engineering for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

PROFESSIONAL ELECTIVE - IV

Course code	Course Name	Category	L	Т	P	С	CA	ESE	Total
P23VDE13	Processors and Embedded Controllers	PEC	3	0	0	3	40	60	100
P23VDE14	Digital System Design With FPGA	PEC	3	0	0	3	40	60	100
P23VDE15	Speech and Audio Signal Processing	PEC	3	0	0	3	40	60	100
P23VDE16	Internet of Things And Applications	PEC	3	0	0	3	40	60	100

PROFESSIONAL ELECTIVE - V

Course code	Course Name	Category	L	Т	P	С	CA	ESE	Total
P23VDE17	Soft Computing	PEC	3	0	0	3	40	60	100
P23VDE18	Networks on Chip	PEC	3	0	0	3	40	60	100
P23VDE19	ARM processor and architecture	PEC	3	0	0	3	40	60	100
P23VDE20	Wireless Adhoc and Sensor Networks	PEC	3	0	0	3	40	60	100

OPEN ELECTIVE OFFERED TO OTHER DEPARTMENTS

Course code	Course Name	Category	L	Т	P	С	CA	ESE	Total
P23VDOE1	Micro sensors and MEMS	OEC	3	0	0	3	40	60	100
P23VDOE2	Basics of VLSI	OEC	3	0	0	3	40	60	100
P23VDOE3	Communication Busses and Interfaces	OEC	3	0	0	3	40	60	100

OPEN ELECTIVE (EEE)

Course code	Course Name	Category	L	Т	P	С	CA	ESE	Total
P23PSOE1	Industrial Safety	OEC	3	0	0	3	40	60	100
P23PSOE2	Energy storage Technologies	OEC	3	0	0	3	40	60	100
P23PSOE3	Energy Management and Auditing	OEC	3	0	0	3	40	60	100
P23PSOE4	Electrical Circuit design for Hazardous in Industries	OEC	3	0	0	3	40	- 60	100

Bos Chairman,
Faculty of Electronics and Communication Engineering,
Vivekanandha Coilege of Engineering
for Women (Autonomous),

Tiruchengode. Namakkal - 637 205.

OPEN ELECTIVE (CSE)

Course code	Course Name	Category	L	Т	P	С	CA	ESE	Total
P23CSOE1	Business Analytics	OEC	3	0	0	3	40	60	100
P23CSOE2	Machine Learning Techniques	OEC	3	0	0	3	40	60	100
P23CSOE3	Web Engineering	OEC	3	0	0	3	40	60	100
P23CSOE4	Cost Management of Engineering Projects	OEC	3	0	0	3	40	60	100
P23CSOE5	Internet of Things	OEC	3	0	0	3	40	60	100
P23CSOE6	Data Science and Analytics	OEC	3	0	0	3	40	60	100

OPEN ELECTIVE (IT)

Course code	Course Name	Category	L	Т	P	C	CA	ESE	Total
P23ITOE1	Cloud Computing Principles	OEC	3	0	0	3	40	60	100
P23ITOE2	Research Publication Ethics	OEC	3	0	0	3	40	60	100
P23ITOE3	Game Development	OEC	3	0	0	3	40	60	100
P23ITOE4	IoT for Smart System	OEC	3	0	0	3	40	60	100
P23ITOE5	Robotics	OEC	3	0	0	3	40	60	100

OPEN ELECTIVE (BioTech)

Course code	Course Name	Category	L	Т	P	С	CA	ESE	Total
P23BTOE1	Bioethics and Biosafety	OEC	3	0	0	3	40	60	100
P23BTOE2	Renewable Bioenergy	OEC	3	0	0	3	40	60	100
P23BTOE3	Waste Management	OEC	3	0	0	3	40	60	100

Bos Chairman,
Faculty of Electronics and Communication Engineering. Vivekanandha Coilege of Engineering for Women (Autonomous), Tiruchengode, Namakkal - 637 205.

AUDIT COURSES (AC)

Course	Course Name	Cotogowy	Per	riods / W	eek	Credit	Maxir	num M	arks
Code	Course Ivanie	Category	L	Т	P	С	CA	ESE	Total
		AUDIT	COU	RSE-I		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	•		
P23AC001	Research Process and Methodologies	AC	2	0	0	0	100	0	100
P23AC002	Pedagogy Studies	AC	2	0	0	0	100	0	100
P23AC003	Disaster Management	AC	2	0	0	0	100	0	100
P23AC004	Value Education	AC	2	0	0	0	100	0	100
P23AC005	Constitution of India	AC	2	0	0	0	100	0	100
		AUDIT	COU	RSE-II	I			L	1
P23AC006	English for Research Paper Writing	AC	2	0	0	0	100	0	100
P23AC007	Personality Development through Life Enlightenment	AC	2	0	0	0	100	0	100
P23AC008	Universal Human Values	AC	2	0	0	0	100	0	100
P23AC009	Online Course	AC	2	0	0	0	100	0	100

S.No.	Course Components	Cı	redits per	semeste	er	Total number of credits for each
		I	II	III	IV	component
1	Foundational Course (FC)	3	_		_	3
2	Programme Core Courses (PCC)	10	13	3	-	26
3	Professional Elective Course (PEC)	6	6	3	-	15
4	Open Electives (OE)	-	_	3	-	3
5	Employability Enhancing Courses (EEC)		2	8	16	26
6	Programme Audit Course (AC)	-	_	<u>-</u>	_	_
Total (Credits	20	21	17	16	73

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

Q	VIVE	KANANDHA COLLI (Autonomous Institution Elayampalay	, Affiliat	ed to An	na Unive	rsity ,Cher		(A	
Programme	M.E.	Program				205	Regulation	1	2023
Department		ELECTRONICS A UNICATION ENG		ING			Semester		I
Course Code	(Course Name	Perio	ds Per	Week	Credit	Max	imum M	arks
Course Code			L	T	P	С	CA	ESE	Total
P23MA102	Applied	Mathematics	3	0	0	3	40	60	100
Course Objective	•	in objective of the co Acquaint the knowle plays an important ro Understand the conce Identify and demonst Identify the formulat. Potentially understan	dge of to the depth of a care suited and and deformation and deformation and deformation and deformation and formation and forma	esting al life p ANOV table s graphi ard and	oroblen A. amplin cal solu backw	ns. g and dat ution of l ard recur	a collection j	process.	roblem.
Course Outcome	experiments in the field of agriculture.								K4 K5 K3 K3
Pre-requisites	Dodding	method.				-	1		

COs													CO/I Map PSO:	ping	
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	2	1		1					1			2		
CO 2	3		1		1								2		
CO 3	3	2		1									2		
CO 4	3	2	1	1	1								2		
CO 5	3	2	1	1									2		

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar.
- 3. End-Semester examinations

Indirec

1. Course - end survey

Bos Chairman,
Faculty of Electronics and Communication Engineering,
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

Content of	the syllabus		
Unit –		Periods	9
Sampling	distributions - Estimation of parameters - Statistical hypothesis	- Large sam	ole tests based on
Normal di	tribution for single mean and difference of means -Tests based on	t, Chi-square	and F distributions
for mean,	variance and proportion - Contingency table (test for independent)	- Goodness of	fit.
Unit -		Periods	9
One way a	nd two way classifications - Completely randomized design - R	andomized blo	ock design – Latin
	$gn - 2^2$ factorial design.		
Unit –		Periods	9
Sampling	distributions, point estimation, unbiasedness, consistency, m	aximum likel	ihood estimation,
	e intervals for parameter in one sample from normal population.		
Unit - 1		Periods	9
Formulation	n-Graphical solution-Simplex Method -Transportation and Assign		
Unit -		Periods	9
	Programming-principle of optimality-forward and backward recthod)-Problems of dimensionality.	cursion-DP Ap	pplications (Cargo
]	Total Periods	45
Text Book	S		
1.	Douglas.C; Montgomery, 'Applied Statistics and Probability fo Students Edition, Wiley, 2017.	r Engineers',	6 th Edition, Wiley
2.	Hamdy A. Taha., 'Operations Research: An Introduction', 9th Ed	ition, Pearson	New Delhi, 2014.
Reference			
1.	Richard. A. Johnson, Irwin Miller,' Probability And Statistics For Pearson Education, Delhi, 2020.	or Engineers', 8	th Edition,
2.	Kalyanmoy Deb., 'Optimization For Engineering Design', Phi, 20	004.	
3.	Kanti B. Datta., 'Mathematical Methods Of Science And Engine	ering', Cengag	e Learning, 2013.
4.	Ronald E.Walpole & Raymond H.Myers 'Probability And Statist Scitintists', Pearson Education, Delhi, 9th Edition, 2014.	tics For Engine	eers And
5.	Kothari.C.R., 'An Introduction To Operational Research' 3rd Edi	tion, VIKAS, 1	New Delhi, 2010.
J.			
E-Resourc	es		
	https://online.stanford.edu >		
E-Resourc			

Bos Chairman,
Faculty of Electronics and Communication Engineering,
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.



VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN



(Autonomous Institution, Affiliated to Anna University, Chennai) Elayampalayam, Tiruchengode – 637 205

Programme	M.E.		1 2	2023						
Department	1	ESIGN / ELECTRO UNICATION ENG	r I							
Course Code		Course Name	Max	imum Ma	rks					
Course Code			L	T	P	С	CA	ESE	Total	
P23VD101	Analog	IC Design	3	0	0	3	40	60	100	
	The ma	The main objective of the course is								
	• To illu	To illustrate the MOS Devices Modeling techniques and IC packaging types								
Course	• To cor	• To comprehend the concept of Current Source, sink and Reference Circuits.								
Objective	• To des	ign CMOS Amplifier	rs							
	• To lear	rn about Data convert	ters and	archite	ectures					
	• To rea	alize the different type	es of Co	mpara	tors					
	At the en	nd of the course, the st	udent sh	ould b	e able to)		Knowledg	ge Level	
	1	Iodel various compor	ents in	CMOS	proces	ss to estir	nate their	k	ζ3	
Course		ance in circuits							X J	
Outcome		CO2: Analyze and design current source circuits K4								
	CO3: D	CO3: Design of various CMOS Amplifiers K4								
	CO4: C	onstruct the different	types o	f conv	erters			k	ζ3	
	CO5: S	Summarize the Charac	cteristic	s of Co	mparat	or circui	ts	k	(2	

COs	(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak											Мар	CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	3	2		1				1	1	1	3	2	†
CO 2	3	3	3	2		1						1	3	2	
CO 3	3	3	2	2		1						1	3	2	
CO 4	3	3	3	2		1						1	3	2	
CO 5	3	3	3	2		1						1	3	2	

Course Assessment Methods

Direct

Pre-requisites

1. Continuous Assessment Test I, II & III

EDC,LIC,EC-I & II

- 2. Assignment, Seminar and Quiz
- 3. End-Semester examinations

Indirect

1. Course - end survey

Content of the syllabus

Unit – I	MOS Devices Modeling and IC Packaging	Periods	9
The MOS Trans	sistor, Passive Components- Capacitor & Resistor, Integrate	ed circuit Layo	out, CMOS Device

Bos chairman,

Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.

Modelin	g - Other Model Parameters, Small-Signal Model for the MOS Transistor,	Com	puter Simulation
Models,	Sub-threshold MOS Model. IC Packaging: Types and Modeling-Electrical	ıl Pac	ckage Modeling-
	Modeling- Stress Modeling-Package Simulation- Flip-Chip Package.		
Unit -			9
	rrent Mirror: The Cascode Connection-Sensitivity Analysis-Temperatur		
	e-Layout of the Simple Current Mirror-matching in MOSFET Mirrors		
	- Current Source Self Biasing: Threshold Voltage Referenced Self-Biasing	g- Ba	and gap Voltage
	ees-Beta Multiplier Referenced Self Biasing.		
Unit -			9
Amplifie	ers: Gate-Drain Connected Loads-Current Source Loads-Noise and Disto	ortion	in Amplifiers-
Feedbacl	k Amplifiers: Properties of Negative Feedback on Amplifier Design-R	ecogi	nizing Feedback
	ies- Voltage Amplifier- Transimpedance Amplifier -Transconductance		
	er-Output Amplifier-Cascode Amplifiers-Source Follower-Voltage L	evel	Shifter-CMOS
	nal Amplifier- Differential Amplifier.		
Unit -	Torrotte		9
Analog	Versus Discrete Time Signals- S/H Characteristics- Mixed Signal	Layo	out Issues-DAC
Specifica	ations and Architectures: Digital Input Code- Resistor String-R-2R Lade	der r	networks-Current
Steering-	-Charge Scaling DACs-Cyclic DAC- Pipeline DAC- ADC Specifications and	Arcl	nitectures: Flash-
Two-Ste	p Flash ADC-Pipeline ADC-Integrating ADC-Successive Approximation	ı AD	C-Oversampling
ADC.			
Unit -	2 4110 00		9
	rization of Comparator, Two-Stage, Open-Loop Comparators, Other Open g the Performance of Open-Loop Comparators, Discrete-Time Comparators.	ı-Loo	p Comparators,
	Total Peri	ods	45
Reference			
1.	CMOS Analog Circuit Design - Philip E. Allen and Douglas R. Holberg, O.	xford	University
	Press, International Third Edition/Indian Edition, 2013.		
2.	R. Jacob Baker, Harry W. Li, David E. Boyce, —CMOS Circuit Design, La	iyout	and Simulation,
۷.	IEEE Press Series on Microelectronics Systems Stuart K. Tewksbuy, Series	Edit	ion,1998.
3.	Debaprasad Das, —VLSI Design, Oxford University Press, 2 nd edition ,201		
E-Resourc	ces		
El	https://nptel.ac.in/courses/117101105/Prof. A.N. Chandorkar		
E2	https://www.btechguru.com/coursesnptelcmos-analog-vlsi-design-vide	o-lec	ture.html

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.



VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN



	(Aut	(Autonomous Institution, Affiliated to Anna University, Chennai) Elayampalayam, Tiruchengode – 637 205								
D.	3.7.73	Elayampalay				, ,	D 1.	+	000	
Programme	M.E.	<u> </u> DESIGN / ELECTR			e Code	205	Regulation	1 2	2023	
Department		DESIGN / ELECTR IUNICATION ENG			,		Semester		I	
Course Code		Course Name	Perio	ls Per	Week	Credit	Maxi	mum Ma	rks	
Course Code	`	- Course Ivallie	L	T	P	С	CA	ESE	Total	
P23VD102	VLSI Proces	Digital Signal ssing	3	0	0	3	40	60	100	
Course Objective	•	To study the DSP S To understand the c To explore the Fast IIR Filters. To understand Scali and Numerical Stree To understand Sync	oncept Convol	of Retiution, und-Of	ming, A Pipelini f Noise	Algorithring and I	nic strength re Parallel Procestyel Arithmetic	eduction. ssing of Architec		
		nd of the course, the st	udent sl	ould b	e able to)		Knowledg	ge Level	
		equire the knowledge						ŀ	(2	
Course	CO2:A	equire the knowledge	of Algo	orithmi	c Stren	gth reduc	etion.	ŀ	(2 -	
Outcome	CO3:Apply convolution and IIR Filters concept in signal processing applications.							ζ3		
	CO4:D	esign Bit level and red	dundant	arithn	netic Ar	chitectu	es.	ŀ	ζ5	
		equire the knowledge	of num	ericals	strength	reductio	on.	ŀ	ζ3	
Pre-requisites	Digital S	Signal Processing								

COs	(3/2	2/1 indi	cates str	ength o	f correla	O Mapp ition) 3- nme Ou	Strong,		lium, 1	- Weak			CO/I Map PSOs	ping	
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	3	2									3	2	1
CO 2	3	3	3	2									3	2	1
CO3	3	3	3	2									3	2	1
CO 4	3	3	3	2									3	2	1
CO 5	3	3	3	2									3	2	1

Course Assessment Methods

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar
- 3. End-Semester examinations

Indirect

1. Course - end survey

Content of the syllabus

Bos Chairman, Faculty of Electronics and Communication Engineering. Vivekanandha Coilege of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

Uni	t – I	INTRODUCTION TO DSP SYSTEMS, PIPELINING AND PARALLEL PROCESSING OF FIR FILTERS	Periods	9
Introducti	ion To	DSP Systems - Typical DSP algorithms; Iteration Bound -	data flow grapl	representations.
loop bour	ıd and	iteration bound, Longest path Matrix algorithm; Pipelining	and parallel pr	ocessing –
Pipelining	g of FI	R digital filters, parallel processing, pipelining and parallel	processing for	low power.
Unit	– II	RETIMING, ALGORITHMIC STRENGTH REDUCTION	Periods	9
Retiming	- defi	nitions and properties; Unfolding - an algorithm for Unf	olding, proper	ties of unfolding,
sample po	eriod r	eduction and parallel processing application; Algorithmic parallel FIR filter, 2-parallel fast FIR filter, DCT algorithm a	strength reduc	tion in filters and
		tures for rank-order filters, Odd- Even Merge- Sort architec		
Unit		FAST CONVOLUTION, PIPELINING AND PARALLEL PROCESSING OF IIR FILTERS	Periods	9
		n - Cook-Toom algorithm, modified Cook-Toom algorithm,		
filters -	Look-	Ahead pipelining in first-order IIR filters, Look-Ahea	d pipelining	with power-of-2
decompos	sition,	Clustered look-ahead pipelining, Parallel processing of IIR	filters, combin	ed pipelining and
		ng of IIR filters.		
Unit	– IV	SCALING, ROUND-OFF NOISE, BIT-LEVEL ARITHMETIC ARCHITECTURES	Periods	9
Scaling ar	nd rou	nd-off noise - scaling operation, round-off noise, state varia	ble description	of digital filters,
scaling as	nd rou	nd-off noise computation, round-off noise in pipelined	IIR filters, Bi	t-level arithmetic
		parallel multipliers with sign extension, parallel carry-rip		
		's bit-serial multipliers using Horner's rule, bit-serial FIR		
multiplica filters.	itionus	ingHorner'sruleforprecisionimprovement,DistributedArithm	neticfundamen	talsandFIR
Unit		NUMERICAL STRENGTH REDUCTION, SYNCHRONOUS, WAVE AND ASYNCHRONOUS PIPELINING	Periods	9
		gth reduction – sub expression elimination, multiple constar		
matching,	synch	ronous pipelining and clocking styles, clock skew in edge-to	riggered single	phase clocking,
Two-phas	e clocl	king, wave pipelining. Asynchronous pipelining bundled da		rail protocol.
D 6		,	Total Periods	45
References		o. Al an	2007	
1.		Parhi, "VLSI Digital Signal Processing Systems", John-Wil		
2.	U. M	eyer -Baese, "Digital Signal Processing with FPGAs", Sprin	nger, 2014	
E-Resource	es		-	
E1	<u>htt</u> ı	os://dl.amobbs.com/bbs_upload782111/files_18/ourdev_48	0582.pdf	
E2		os://books.google.co.in/books/about/VLSI_DIGITAL_SIGN D.html?id=APFRHFkMqG8C	NAL_PROCES	SING_SYSTEM
E3		os://onlinecourses.nptel.ac.in/noc20_ee44/preview		
E4	<u>http</u>	o://www.ece.umn.edu/users/parhi/SLIDES/chap2.pdf		

Bos Chairman,



VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN

(Autonomous Institution, Affiliated to Anna University, Chennai) Elayampalayam, Tiruchengode – 637 205



						····		<u> </u>			
Programme	M.E.	8 9									
Department	1	ESIGN / ELECTRO IUNICATION ENG	Semester	er I							
Caurra Cada		Course Name Periods Per Week Credit Maximum									
Course Code	,	Lourse Manne	CA	ESE	Total						
P23VD103	Analo	Analog VLSI System 0 0 4 2 60 40									
	Labor	ratory									
Course Objective	•	The main objective of the course is To design a sequential circuit using HDL To implement ALU and MAC in FPGA To simulate circuits using Xilinx/EDA Tool To simulate circuits using MATLAB/EDA Tool To implement DSP Algorithms									
		nd of the course, the st				3	I	Knowledge	Level		
~	CO1: I	Design a sequential ci	rcuit us	ing HI	DL			K	[4		
Course	CO2:	Implement ALU and	MAC is	ı FPG.	4			ķ	[4		
Outcome	CO3:	CO3: Analyze Circuit simulation using Xilinx/EDA Tool K3									
	CO4:	CO4: Analyze Circuit simulation using MATLAB/EDA Tool K3									
	CO5:	CO5 : Implement DSP Algorithms K2									
Pre-requisites	-										

Cos	(3/2	2/1 indi	cates sti	ength o	CO / Po f correla Progran	tion) 3-	Strong,		lium, 1	- Weak			Map	CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3	
CO 1	3				3								3	2		
CO 2	3	1			3								3	2		
CO 3	3				3						T		3	2		
CO 4	3				3					1			3	2		
CO 5	3				3					†	-		3	2		

Course Assessment Methods

Direct

- 1. Pre lab and Post lab Test.
- 2. End-Semester examinations

Indirect

1. Course – end survey

Content	of	the	syllabus
COMPONE			

S.No	Suggested List of Experiments:	CO Mapping
1	Modeling of Sequential Digital system using VHDL	CO1
2	Modeling of Sequential Digital system using VERILOG	CO1

Bos Chamman,
Faculty of Electronics and Communication Engineering
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

3	Design and Implementation of ALU using FPGA	CO2
4	Simulation of NMOS and CMOS circuits using Xilinx/EDA Tool	CO3
5	Modeling of MOSFET using C	CO4
6	Implementation of FFT, Digital Filters in DSP Processor	CO4
7	Implementation of DSP algorithms using software package	CO5
8	Implementation of MAC Unit using FPGA	CO2
	Total Periods	45
Refere	nces	
1.	An Introduction to VHDL overview, Dinesh Sharma, 2008. vhdl-overview.pdf	(iitb.ac.in)
2.	U. Meyer -Baese, —Digital Signal Processing with FPGAsl, Springer, 2014	
E-Reso	urces	
E1	Synthesis of Digital Systems - Course (nptel.ac.in)	
E2	Matlab Programming for Numerical Computation - Course (nptel.ac.in)	

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

		EKANANDHA COL omous Institution, At Elayampalayan	WOM ffiliated	EN to Ann	a Univ	ersity ,C		50 93: NS BIND TO/Arcebox (1971) PINSON	
Programme	M.E.	Programme Code				205	Regul ation	2023	
Department		DESIGN/ ELECTR MUNICATION EN				Seme	ster	I	
Course Code		Course Name	Perio	ds Per	Week	Credit		Maximum Marks	3
Course Code	L T P C CA							ESE	Total
P23VD104		onic Design nation lab	0	0	4	2	60	40	100
Course Objective	•	ain objective of the control To introduce HDL in and sequential subsysto provide understated To provide exposure To introduce backg	nodeling estems. nding of to diffe	g and si f writin erent H	g prope DL mo	er test be deling st	nches. yles and	their applications	
		end of the course, the Understand various r				e to		Knowledge I K2	Level
Course	CO2:	Apply modeling style	es for re	alizing	digital	subsyste	ems.	K3	
Outcome	CO3: Verify and analyze HDL models by writing appropriate test benches.							K4	
	CO4:	Evaluate the impact of	of codin	g style	s on sy	nthesis.		K5	
	CO5:	CO5: Develop RTL architectures for simple digital systems. K2							
Pre-requisites									

Cos	(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3	
CO 1	3	2	2						1				3	2		
CO 2	3	2	3										3	2	1	
CO 3	3	2	2			1							3	2	1	
CO 4	3	2	3										3	2		
CO 5	3	2	2	1		İ	†	1					3	2		

Direct

- 1. Pre lab and Post lab Test.
- 2. End-Semester examinations

Indirect

Course - end survey

Content of the syllabus

S.No Suggested List of Experiments: CO Mapping

Bos Chairman,

1	Introduction to HDL Simulation Flow	CO1
2	Structural, Behavioral and Dataflow Modeling in Verilog	CO1
3	Arithmetic Units: Adders and Subtractors	CO2
4	Behavioral Modeling and Verification of Flip-Flops, Registers and Counters	CO3
5	Behavioral Modeling, Synthesis and FPGA implementation of Flip-flops, Registers and Counters	CO3
6	Behavioral Modeling and Verification of Finite State Machines	CO3
7	Dataflow Modeling and Verification of Multiplexers and Demultiplexers	CO3
8	Memory Subsystem Design	CO4
9	Transistor Level implementation of CMOS circuits- Basic Logic Gates: Inverter, NAND and NOR.	CO4
10	Transistor Level implementation of 4:1 Multiplexer	CO4
11	Mini project: Development of HDL code for MAC unit and realization of FIR Filter	CO5
	Total Periods	45
Referei	nces	
1.	Stephen Brown and Zvonko Vranesic, Fundamentals of Digital Logic with Edition, McGraw Hill, 2014.	Verilog Design, Third
2.	Morris Mano and Michael D. Ciletti, Digital Design: With an Introduction Fifth Edition, Pearson Higher Education, 2013.	to the Verilog HDL,
E-Resor	urces	
E1	https://docs.google.com/file/d/0B2om2B98SOeiLTY5WWNaSjh4bm8/edi PFVlEteUUiXDSv8msJOGKg	t?resourcekey=0-

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.

	l .	KANANDHA COLL utonomous Institution Elayampala	,Chennai)	A 10 Proceedings	EO SON 276 III O				
Programme	M.E.	Programme Code			=	205	Regulation	2	023
Department	į	DESIGN / ELECTR MUNICATION ENG	Semester		II				
Course Code		Course Name	Perio	ls Per	Week	Credit	Maxir	num Marl	KS .
Course Code		Course Ivallie	CA	ESE	Total				
P23VD205	Low F	Power VLSI Design	3	0	0	3	40	60	100
Course Objective	•	ain objective of the co To identify sources To identify the pow CMOS To explore the conc To understand the la To study the softwa	of power of posting of part of	nizatio ower o esign a	n techn optimiz nd spec	iques bas ation and cial techn	sed on different estimation ana iques.	level of m	nethods in
		nd of the course, the st						owledge l	Level
	involve		_		_			K4	I
Course	adders a	nderstand the differen and multipliers		K3	3				
Outcome		CO3:Identify and analyze the different techniques involved in reducing power consumption in adders and multipliers							3
		Inderstand various pov		K2	2				
	CO5: S circuits	tudy different power o	optimiza	ation to	echniqu	ies in des	ign of	K4	ļ

Cos															CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3		
CO 1	3	3	2	2						1		1	3	2	†		
CO 2	3	3	2	2								1	3	2			
CO3	3	3	2	2								1	3	2			
CO 4	3	3	2	2								1	3	2			
CO 5	3	2	2	2								1	3	2			

Direct

Pre-requisites

- 1. Continuous Assessment Test I, II & III
- 2. Assignment, Seminar and Quiz
- 3. End-Semester examinations

Indirect

1. Course – end survey

Content of the syllabus

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.

Unit -	- I	POWER DISSIPATION IN CMOS	Periods	9
		its of power – Sources of power consumption – Physics of		
		rinciple of low power design.		
Unit -	- II	POWER OPTIMIZATION	Periods	9
Logical le	evel p	ower optimization - Circuit level low power design -	Gate Level Low P	ower Design –
	ure Le	vel Low Power Design - VLSI Subsystem Design of Ado	ders, Multipliers, PI	L, Low Power
Design	TTY	DEGLOW OF LOW POWER GLOS		
Unit –		DESIGN OF LOW POWER CMOS CIRCUITS	Periods	9
Computer	Arith	metic techniques for low power systems - Reducing Pow	er Consumption in	Combinational
Logic, Se	equenti	al Logic, Memories - Low Power Clock - Advanced	Techniques - Speci	ial Techniques,
Adiabatic	Techn	iques - Physical Design, Floor Planning, Placement and Ro		·
Unit –		POWER ESTIMATION	Periods	9
Power E Power E	estimat stimati	ion Techniques, Circuit Level, Gate Level, Architecture on – Simulation Power Analysis –Probabilistic Power Anal	Level, Behavioral ysis	Level, – Logic
Unit –		SYNTHESIS AND SOFTWARE DESIGN FOR LOW POWER	Periods	9
Synthesis	for Lo	ow Power - Behavioral Level Transform -Algorithms for	Low Power - Softv	vare Design for
Low Pow	er.			
~ .			Total Periods	45
References				
1.		by & S.C. Prasad, "Low Power CMOS VLSI Circuit Design		
2.		itriosSoudris, ChirstianPignet, Costas Goutis, "Designing C	MOS Circuits for Lo	ow
3.		er",Kluwer Academic Publishers, 2002. Kuo and J.H Lou, "Low Voltage CMOS VLSI Circuits", W	::1 1000	
٥.			-	
4.		Chandrakasan and R.W. Broadersen, "Low Power Digital Cdemic Publishers, 1995.	CMOS Design", Kluv	wer
5.	Gary	Yeap, "Practical Low Power Digital VLSI Design", Kluwo	er, 1998.	
6.		ellatifBellaouar, Mohamed.I. Elmasry, "Low Power Digital lemic Publishers, 1995.	VLSI Design", Kluv	wer
7.	Jame	es B. Kuo, Shin – chia Lin, "Low Voltage SOI CMOS VLS! by & sons, Inc 2001.	Devices and Circui	ts",John
E-Resource				
		os://www.google.co.in/books/edition/Low_Power_Cmos_V	lsi Circuit Design/e	OKCHEVICEN
E1	C?l	nl=en&gbpv=1&dq=low+power+vlsi+design&printsec=from	itcover	VIZCITE ATCEM
E2	http	os://www.google.co.in/books/edition/Low_Power_Digital_V	/LSI Design/0IfkBy	vAAQBAJ?hl
EZ	=er	a&gbpv=1&dq=low+power+vlsi+design&printsec=frontcov	ver	Ì
E3	http	os://www.google.co.in/books/edition/Low_Power_Design_Negbpv=1&dq=low+power+vlsi+design&printsec=frontco	Methodologies/9IzuF	BwAAQBAJ?h

Bost Abateman,
Faculty of Electronics and Communication Engineering,
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

	onomous Institution		TÚTTANA	234: X - 12 X					
M.E.					205	Regulatio n	2023		
	~			•		Semester	r II		
(Course Name								
Verifica	ntion of VLSI	3	0	0	3	40	60	Total 100	
The ma	To study the fault To understand the To explore the des To study the fault	modeling test gene sign for to diagnosis	g and d eration estabili s.	for con	nbination self test n	al and seque	ential logi	c circuits.	
CO1:Ins CO2:Ar CO3:Es CO4: U	At the end of the course, the student should be able to CO1:Insert elementary testing hardware into the VLSI chip CO2:Analyze VLSI circuit timing using Logical Effort analysis CO3:Estimate and compute the power consumption of a VLSI chip CO4: Understand the concept of test generation and simulation.								
	(Auto M.E. VLSI COMI (Complete Complete Comple	(Autonomous Institution Elayampals M.E. Progra VLSI DESIGN / ELECT COMMUNICATION ELECT COMMUNICATION ELECT COURSE Name Testing and Verification of VLSI Circuits The main objective of the To study the fault To understand the To explore the desertion of the To study the fault To study the fault To study the Timic At the end of the course, the CO1:Insert elementary test CO2:Analyze VLSI circuit CO3:Estimate and compute CO4: Understand the concertions	(Autonomous Institution, Affiliate Elayampalayam, Tir M.E. Programme Co VLSI DESIGN / ELECTRONIC COMMUNICATION ENGINEE Course Name Perio L Testing and Verification of VLSI Circuits The main objective of the course is To study the fault modeling To understand the test gene To explore the design for to To study the Timing verification of the course, the student sl At the end of the course, the student sl CO1:Insert elementary testing hardy CO2:Analyze VLSI circuit timing use CO3:Estimate and compute the power.	(Autonomous Institution, Affiliated to Affiliated M.E. Programme Code	(Autonomous Institution, Affiliated to Anna Un Elayampalayam, Tiruchengode — M.E. Programme Code VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING Course Name Periods Per Week L T P Testing and Verification of VLSI Circuits The main objective of the course is To study the fault modeling and detection To understand the test generation for contour to explore the design for testability and and the course is to study the fault diagnosis. To study the Timing verification of VLSI At the end of the course, the student should be able to CO1:Insert elementary testing hardware into the VCO2:Analyze VLSI circuit timing using Logical ECO3:Estimate and compute the power consumption	(Autonomous Institution, Affiliated to Anna University, Elayampalayam, Tiruchengode – 637 205 M.E. Programme Code 205 VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING Course Name Periods Per Week Credit L T P C Testing and Verification of VLSI Circuits The main objective of the course is To study the fault modeling and detection techniq To understand the test generation for combination To explore the design for testability and self test r To study the Timing verification of VLSI Circuits At the end of the course, the student should be able to CO1:Insert elementary testing hardware into the VLSI chip CO2:Analyze VLSI circuit timing using Logical Effort ana CO3:Estimate and compute the power consumption of a Vicoa: CO4: Understand the concept of test generation and simula	(Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205 M.E. Programme Code Programme Code VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING Course Name Periods Per Week Credit Max L T P C CA Testing and Verification of VLSI Circuits The main objective of the course is To study the fault modeling and detection techniques. To understand the test generation for combinational and seque To explore the design for testability and self test methods. To study the Timing verification of VLSI Circuits At the end of the course, the student should be able to CO1:Insert elementary testing hardware into the VLSI chip CO2:Analyze VLSI circuit timing using Logical Effort analysis CO3:Estimate and compute the power consumption of a VLSI chip CO4: Understand the concept of test generation and simulation.	(Autonomous Institution, Affiliated to Anna University, Chennai) Elayampalayam, Tiruchengode – 637 205 M.E. Programme Code VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING Course Name Periods Per Week Credit Maximum M Course Name Periods Per Week Credit Testing and Verification of VLSI Circuits The main objective of the course is To study the fault modeling and detection techniques. To explore the design for testability and self test methods. To study the fault diagnosis. To study the Timing verification of VLSI Circuits At the end of the course, the student should be able to CO1:Insert elementary testing hardware into the VLSI chip CO2:Analyze VLSI circuit timing using Logical Effort analysis CO3:Estimate and compute the power consumption of a VLSI chip CO4: Understand the concept of test generation and simulation.	

Cos													CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	2	2									3	2	
CO 2	3	3	2	2									3	2	
CO3	3	3	2	2									3	2	
CO 4	3	3	2	2									3	2	
CO 5	3	3	2	2									3	2	

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment, Seminar and Quiz
- 3. End-Semester examinations

Indirect

1. Course – end survey

Bos Chairman,
Faculty of Electronics and Communication Engineering
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

Content of th	ne syllabus		
Unit –	I FUNDAMENTALS OF TESTING	Periods	9
Scope of tea	sting and verification in VLSI design process. Issues in ter	st and verification of com	plex chips,
	ores and SOCs; Fundamentals of VLSI testing.		• •
Unit –	II TEST GENERATION AND SIMLUATI	ON Periods	9
Automatic t	est pattern generation. Design for testability. Scan design	Test interface and bound	lary scan.
System test	ing and test for SOCs. Iddq testing.		
Unit – I	II FAULT MODELS	Periods	9
Fault model	s: Delay fault testing. BIST for testing of logic and memo	ries. Test automation.	
Unit – I	V DESIGN AND VERIFICATION OF VI	SI Periods	9
	CIRCUITS		
Design veri	fication techniques based on simulation, Analytical and F	ormal approaches. Functi	onal
verification	of VLSI circuits.		
Unit –	V TIMING VERIFICATION OF VLSI	Periods	9
	CIRCUITS		
Timing veri	fication. Formal verification. Basics of equivalence check	ing and model checking.	Hardware
emulation.			
		Total Periods	45
References			
	M. Bushnell and V. D. Agrawal, "Essentials of Electronic		emory and
	Mixed-Signal VLSI Circuits", Kluwer Academic Publish M. Abramovici, M. A. Breuer and A. D. Friedman, "Digi		F 4 - 1 - 1 -
2.	Design", IEEE Press, 1990.	iai systems resumg and	estable
	T.Kropf, "Introduction to Formal Hardware Verification"	, Springer Verlag, 2000.	
	P. Rashinkar, Paterson and L. Singh, "System-on-a-Chip		vand
т.	Techniques", Kluwer Academic Publishers, 2001.		
-Resources			
E1	https://www.google.co.in/books/edition/Essentials_of_ElQBAJ?hl=en&gbpv=1&dq=testing+and+verification+in-	ectronic_Testing_for_Dig-vlsi&printsec=frontcove	g/UTrtBwA/ r
	https://www.google.co.in/books/edition/System on a Cl	nip Verification/76wPBv	AAQBAJ?1
	=en&gbpv=1&dq=P.+Rashinkar,+Paterson+and+L.+Sing	gh,+System-on-a-Chip+V	erification-
	Methodologyand++Techniques&printsec=frontcover		

Bos Chairman,
Faculty of Electronics and Communication Engineering
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.



VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN

(Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205



SOUTH EMPORTERIES		Etayanipata		2 Theory						
Programme	M.E.		Pro	gramm	e Code	205	Regulation	T	2023	
Department			ESIGN / ELECTRONICS AND UNICATION ENGINEERING Semes							
Course Code		Course Name Periods Per Week Credit M							larks	
Course Code	,	L T P C CA						ESE	Total	
P23VD207	VLSI	for Wireless 3 0 0 3 40							100	
	Comn	nunication								
Course Objective	At the c	To understand the b To understand the c To introduce to the To learn the design wireless communica To learn the VLSI I nd of the course, the st	oncepts students and impation sy Design o	of trains the loop of the stems.	nsceiver w power tation of nesizers	archited er design of various	ctures. techniques o	ts for	circuits.	
		nderstand the applicati						ICHOWIC	K2	
Course Outcome		Knowledge of various architectures used in implementing ess systems.								
		Design and simulation of low power techniques using software K								
	CO4: L	earn the VLSI design	of wire	less ci	rcuits.				K2	
	CO5:Le	5:Learnthe VLSI Design of synthesizers K2								
Pre-requisites	Wireles	s Communication					•			

Cos	(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak												CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	3	2	<u> </u>					2			3		
CO 2	3	3	3	2					2	2			3		
CO 3	3	3	3	2					2				3	2	
CO 4	3	3	3	2							1		3	2	T
CO 5	3	3	3	2										2	

Course Assessment Methods

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment, Seminar and Quiz
- 3. End-Semester examinations

Indirect

1. Course - end survey

Content of the syllabus

Unit – I	WIRELESS COMMUNICATION BASICS	Periods	9
Digital commu	nication systems- minimum bandwidth requirement, Shanno	on limit- over	view of



modulati	on schemes- classical channel- wireless channel description- path	loss- multipath	fading- basics
	spectrum and spread spectrum techniques- and Direct sequence		indiag oubles
Unit –		Periods	9
Transcei	er design constraints- baseband subsystem design- RF subsysten	n design- Super	heterodyne
receiver	and direct conversion receiver- Receiver front-end- filter design-	non-idealities ar	ıd design
paramete	rs- derivation of noise figure and IP3 of receiver front end.		_
Unit – I		Periods	9
Source of	power dissipation- estimation of power dissipation- reducing pov	ver dissipation a	t device and
circuit lev	els- low voltage and low power operation- reducing power dissip	ation at architec	ture and
algorithm			
Unit – I		Periods	9
VLSI D	esign of LNA-wideband and narrow band-impedance matchi	ng. Automatic	Gain Control
(AGC) a	mplifier-power amplifier- Active mixer- analysis, conversion	gain, distortion	analysis- low
frequenc	and high frequency case, noise. Passive mixer-sampling mixer	and switching n	nixer- analysis
	ion, conversion gain and noise in these mixers.		
Unit –	1 SEE SEE SEE SEE SEE SEE SEE SEE SEE SE	Periods	9
VLSI desi			
	gn of Frequency Synthesizers (FS) - Parameters of FS - PLL b	pased frequency	synthesizer,
phase dete	ctor/charge pump- dividers- VCO- LC oscillators- ring oscillator	pased frequency - phase noise- lo	synthesizer, oop filter-
phase dete	gn of Frequency Synthesizers (FS) – Parameters of FS - PLL bector/charge pump-dividers- VCO- LC oscillators-ring oscillator a design approaches	eased frequency - phase noise- lo	synthesizer, oop filter-
phase dete description	ctor/charge pump- dividers- VCO- LC oscillators- ring oscillator n design approaches	ased frequency - phase noise- lo Total Periods	synthesizer, oop filter-
phase dete description	ctor/charge pump- dividers- VCO- LC oscillators- ring oscillator n design approaches	- phase noise- lo	oop filter-
phase dete description	ctor/charge pump- dividers- VCO- LC oscillators- ring oscillator a design approaches Bosco Leung, "VLSI for Wireless Communication", Springer,	- phase noise- lo Total Periods 2011.	oop filter-
phase dete descriptio	ctor/charge pump- dividers- VCO- LC oscillators- ring oscillator a design approaches Bosco Leung, "VLSI for Wireless Communication", Springer, Elmad N Farag and Mohamed I Elmasry, "Mixed Signal VLSI	- phase noise- lo Total Periods 2011.	oop filter-
phase dete description	ctor/charge pump- dividers- VCO- LC oscillators- ring oscillator a design approaches Bosco Leung, "VLSI for Wireless Communication", Springer,	- phase noise- lo Total Periods 2011.	oop filter-
phase deted description References 1.	etor/charge pump- dividers- VCO- LC oscillators- ring oscillator a design approaches Bosco Leung, "VLSI for Wireless Communication", Springer, Elmad N Farag and Mohamed I Elmasry, "Mixed Signal VLSI Systems", Kluwer Academic Publishers, 2002.	- phase noise- lo Total Periods 2011.	oop filter-
References 1. 2.	etor/charge pump- dividers- VCO- LC oscillators- ring oscillator a design approaches Bosco Leung, "VLSI for Wireless Communication", Springer, Elmad N Farag and Mohamed I Elmasry, "Mixed Signal VLSI Systems", Kluwer Academic Publishers, 2002.	- phase noise- lo Total Periods 2011. Wireless Design	oop filter-

BoS Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

		EKANANDHA CO	WO	MEN						
	(Elayampalay								
Programme	M.E.		Pro	gramm	e Code	205	Regulation	n 2023		
Department	i .	DESIGN / ELECTI MUNICATION EN					Semester	п		
Course Code		Course Name	Perio	ds Per	Week	Credit		kimum Ma	rks	
Course Code	· ·		L	T	P	С	CA	ESE	Total	
P23VD208	Digita Labor	l VLSI System atory	0	0	4	2	60	40	100	
Course Objective	The ma	in objective of the co To know and under To understand the o To analyze the pow Obtain the layout o To study this cours of MOS circuits.	rstand H design o ver and t f digital	DL and f various of the second	us type of comp using	s of micr plex digit Cadence	ocontroller(s) tal Circuits us Virtuoso electronics in	volved in	the design	
Course Outcome	At the end of the course, the student should be able to CO1: Design of FIR Filter using EDA Tool. CO2: Analysis and design of VLSI circuits.									

Cos	(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak												Мар	CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3	
CO 1	3				3					1	1		3	2		
CO 2	3				3								3	2		
CO 3	3				3								3	2		
CO 4	3				3				1				3	2		
CO 5	3				3								3	2		

Direct

Pre-requisites

- 1. Pre lab and Post lab Test.
- 2. End-Semester examinations

Indirect

1. Course - end survey

Content of the syllabus

S.No Suggested List of Experiments CO Mapping

Bos Chairman,

	HDL SIMULATION AND IMPLEMENTATION OF FPGA:	
1	Design and Implementation of 8 Bit ALU in FPGA / CPLD	CO1
2	Design and Implementation of Elevator controller using embedded microcontroller	CO2
3	Design and Implementation of Alarm clock controller using embedded microcontroller	CO2
4	Design and Implementation of model train controller using embedded microcontroller	CO2
5	Design and Simulation of FIR filter using HDL	CO1
	BACK-END EDA TOOL EXPERIMENTS:	
6	Design and simulation of Multiplier using EDA Tools	CO3
7	Design and simulation of SRAM using EDA Tools	CO3
8	Design and simulation of Adders using Tanner EDA Tools	CO4
9	Mini project in CMOS digital circuits	CO5
	Total Periods	45
Referen	ces	
1.	BehzadRazavi, "Design of Analog CMOS Integrated Circuits", Edition 2002, Moreprint 2017.	cGrawHill Edition
2.	David A. Johns, Martin K, "Analog Integrated Circuit Design", John Wiley& So 2013.	ns, Inc., New York,
E-Resou	rces	
E1	ESim - EDA tool for circuit design, simulation, analysis and PCB design - Cours	se (swayam2.ac.in)
E2	Digital Electronic Circuits - Course (nptel.ac.in)	

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

		eKANANDHA CO	WO Affiliat	MEN ed to A	Anna U	niversit	y ,Chennai)		SO SOUTH BASE				
Duogramma	ME	Elayampalay							022				
Programme	M.E.			~	e Code	205	Regulation	n 2023					
Department	1	DESIGN / ELECTR MUNICATION ENG)		Semester	II					
Course Code		Perio	ds Per	Week	Credit	Ma	iximum Ma	rks					
Course code		Course Name	CA	ESE	Total								
P23VD209		Design cation and Testing atory	40	100									
		in objective of the co	urse is	1									
	To learn testing and verification in VLSI design process												
Course	•	To implement and v	erify Fi	inite St	ate Ma	chines us	sing Verilog	File I/O					
Objective	•	To study different ty	ypes of	TBs.									
	To analyze the Verification Planning for FIFO/UART												
	•	To write assertions for FIFO.											
	At the e	nd of the course, the st	udent sl	ould b	e able to)		Knowledge	Level				
	CO1: T	est and Verify VLSI o	design p	rocess				F	ζ3				
Course Outcome	CO2: Ir I/O Des	nplement and verify I	К2										
	CO3:Ui	nderstand different typ	pes of T	Bs.				F	(2				
		erify Planning for FII						F	ζ3				
		rite assertions for FIF			,			I	(2				

Cos	(3/2	CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak Programme Outcomes (POs)													CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3		
CO 1	3	2	2	2	3				2				3	2			
CO 2	3	2	2	2	3				2				3	2			
CO 3	3	2	2	2	3				2				3	2			
CO 4	3	2	2	2	3				2				2	2			
CO 5	3	2	2	2	3				2				2	2			

Direct

Pre-requisites

- 1. Pre lab and Post lab Test.
- 2. End-Semester examinations

Indirect

1. Course - end survey

Content of the syllabus

Suggested List of Experiments CO Mapping S.No



1	Verilog Simulation and RTL Verification a) Memory b) Clock Divider and	CO1
	Address Counter n-Bit Binary Counter and RTL Verification	
2	Finite State Machines Implement and Verify Using Verilog File I/O.	CO2
3	Different types of TBs for memory and adder/subtractor.	CO3
4	Basic Verification environment for FIFO/UART.	CO2
5	Verification Planning for FIFO/UART a) Development of the test cases as per	CO1
	the verification plan b) Generation and Analysis of Code coverage Reports.	COI
6	Writing assertions for FIFO.	CO5
7	Design and Verification of Ripple Carry Adder (Dataflow, Structural, Gate level, Behavioral, Test bench creation).	CO2
8	Gate level analysis of different stuck at faults in a CMOS Gate (NAND, NOR).	CO1
9	Design of a LFSR and calculate the different power dissipation for the circuit (8bit, 16bit, 32 bit) using BIST.	CO2
10	Perform timing analysis for a given sequential circuit.	CO4
	Total Periods	45
		7.5
Refer		13
	M Rushnell and V D. Agrawal "Essentials of Floatronia Tasting for Digital	
Refero 1.	M. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital	
1.	M. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2000.	", Memory and
	M. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2000. M. Abramovici, M. A. Breuer and A. D. Friedman, "Digital Systems Testing	", Memory and
1.	M. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2000. M. Abramovici, M. A. Breuer and A. D. Friedman, "Digital Systems Testing Design", IEEE Press, 1990.	", Memory and and Testable
2.	M. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2000. M. Abramovici, M. A. Breuer and A. D. Friedman, "Digital Systems Testing Design", IEEE Press, 1990. T.Kropf, "Introduction to Formal Hardware Verification", Springer Verlag, 2	", Memory and and Testable 000.
1. 2.	M. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2000. M. Abramovici, M. A. Breuer and A. D. Friedman, "Digital Systems Testing Design", IEEE Press, 1990. T.Kropf, "Introduction to Formal Hardware Verification", Springer Verlag, 2	", Memory and and Testable 000.
1. 2. 3. 4.	M. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2000. M. Abramovici, M. A. Breuer and A. D. Friedman, "Digital Systems Testing Design", IEEE Press, 1990. T.Kropf, "Introduction to Formal Hardware Verification", Springer Verlag, 2 P. Rashinkar, Paterson and L. Singh, "System-on-a-Chip Verification-Method	", Memory and and Testable 000.
1. 2. 3. 4.	M. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2000. M. Abramovici, M. A. Breuer and A. D. Friedman, "Digital Systems Testing Design", IEEE Press, 1990. T.Kropf, "Introduction to Formal Hardware Verification", Springer Verlag, 2 P. Rashinkar, Paterson and L. Singh, "System-on-a-Chip Verification-Method Techniques", Kluwer Academic Publishers, 2001.	", Memory and and Testable 000.
2. 3. 4. E-Reso	M. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2000. M. Abramovici, M. A. Breuer and A. D. Friedman, "Digital Systems Testing Design", IEEE Press, 1990. T.Kropf, "Introduction to Formal Hardware Verification", Springer Verlag, 2 P. Rashinkar, Paterson and L. Singh, "System-on-a-Chip Verification-Method Techniques", Kluwer Academic Publishers, 2001. Durces https://nptel.ac.in/courses/106103116/Prof.SanthoshBiswas	", Memory and and Testable 000. dology and tions/

BoS Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering

for Women (Autonomous), Tiruchengode, Namakkal - 637 205.

TT */ T	INTRODUCTION TO ASICS, CMOS LOGIC	Periods	9
Unit – I	ANDASIC LIBRARY DESIGN		
Sequential log	Cs - Design flow - CMOS transistors CMOS Design rules - ic cell - Data path logic cell - Transistors as Resistors - Tra -Library cell design - Library architecture.		
	PROGRAMMABLE ASICS, PROGRAMMABLE		
Unit – II	ASIC LOGIC CELLS AND PROGRAMMABLE	Periods	9
	ASIC I/O CELLS		
Anti fuse - stat –Altera FLEX	ic RAM - EPROM and EEPROM technology - PREP benchm - Altera MAX DC & AC inputs and outputs - Clock & Power	narks - Actel ACT - inputs - Xilinx I/O	Xilinx LCA blocks.
	PROGRAMMABLE ASIC INTERCONNECT,		
Unit – III	PROGRAMMABLE ASIC DESIGN SOFTWARE	Periods	9
	AND LOW LEVEL DESIGN ENTRY		
- Design syste	linx LCA - Xilinx EPLD - Altera MAX 5000 and 7000 - Alternations - Logic Synthesis - Half gate ASIC -Schematic entry - IF- CFI design representation.		
Unit – IV	LOGIC SYNTHESIS, SIMULATION AND TESTING	Periods	9
	gic synthesis -VHDL and logic synthesis - types of simulation tomatic test pattern generation.	-boundary scan tes	t - fault
Unit – V	ASIC CONSTRUCTION, FLOOR PLANNING,	Periods	9
	PLACEMENT AND ROUTING		
System partition flow –global re	on - FPGA partitioning - partitioning methods - floor planning outing - detailed routing - special routing - circuit extraction -	- placement - physi DRC.	cal design
	7	Total Periods	45
References			
	J.S .Smith, "Application - Specific Integrated Circuits", Addi 97.	son -Wesley Longm	nan Inc.,
2. Ar	ndrew Brown, "VLSI Circuits and Systems in Silicon", McG	aw Hill, 1991	
3. Ac	D. Brown, R.J. Francis, J. Rox, Z.G. Uranesic, "Field Programmademic Publishers, 1992.	·	•
4.	ohammed Ismail and Terri Fiez, "Analog VLSI Signal and Int Il, 1994.	formation Processing	g", McGraw
5. S. Ha	Y. Kung, H. J. Whilo House, T. Kailath, "VLSI and Modern II,1985.		Prentice
6. Jos	se E. France, Yannis Tsividis, "Design of Analog - Digital VL lecommunicationand Signal Processing", Prentice Hall, 1994	SI Circuits for	
E-Resources			
El	ps://www.multisoftsystems.com/embedded-systems/asic-desi		ing
E2 htt	ps://nptel.ac.in/courses/106106089/magma_tutorial/magma_t	utorial.html	



		VEKANANDHA CO onomous Institution, Elayampala	WC Affiliat	MEN ed to A	anna Ui	niversity		(A) 107-9444 39170	OD VANCASIS EN LO			
Programme	M.E.		Pro	gramm	e Code	205	Regulation	. 2	2023			
Department	1	DESIGN / ELECTR MUNICATION EN					Semester	Ш				
Course Code	Course Name			ds Per	Week	Credit	Max	imum Ma	rks			
- Course Code		L	T	P	С	CA	ESE	Total				
P23VD311	ASIC	ASIC Design 3 0 0 3 40 60										
Course Objective	The ma	nt and ro	ıting									
		nd of the course, the st						Knowledg				
Course		nderstand ASICS, CM nalyze altera MAX 90		and A	SIC lib	rary desig	gn		<u></u>			
Outcome	CO3:A	nalyze the VHDL and	logic s	ynthes	is			K	[4			
		nderstand the ASIC co						K	2			
	CO5:Kı	now different kinds of	frouting	g in AS	IC Des	ign		K3				
Pre-requisites	CMOS Y	VLSI										

Cos	(3/2	CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak Programme Outcomes (POs)													CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO	PSO	PSO		
CO1	3	3	3	2						10	† <u>^</u>	12	3	3	+3-		
CO 2	3	3	3	2					1					2			
CO 3	3	3	3	2										2	†		
CO 4	3	3	3	2									3				
CO 5	3	3	2	2									3	<u> </u>			

Direct


- Continuous Assessment Test I, II & III
- 2. Assignment and Seminar
- 3. End-Semester examinations

Indirect

Course - end survey

Content of the syllabus

BoS Chairman,
Faculty of Electronics and Communication Engineering. Vivekanandha College of Engineering for Women (Autonomous), Tiruchengode. Namakkal - 637 205.



Cos	(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak												Map PSO:	oping		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3	
CO 1	3	3	2	2						3			3	2		
CO 2	3	3	2	2						2			3	2		
CO 3	3	2	2	2									3	2		
CO 4	3	3	3	2									3	2		
CO 5	3	3	3	2						2			3	2		

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment, Seminar and Quiz
- 3. End-Semester examinations

Indirect

Course – end survey

Content of the syllabus

Bos Chairman,

Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

Unit –	I	EMBEDDED DESIGN LIFE CYCLE	Periods	09
Integration tools—Bence	– Pr chmar	sation — Hardware / Software partitioning — Detailed hat oduct testing — Selection Processes — Microprocessor Vs 1 king—RTOSMicroController—Performancetools—Benchmarl y — Other issues in selection processes.	ardware and sor	ftware design – r – Performance
Unit –		PARTITIONING DECISION	Periods	09
execution 6	enviro	ware duality – coding Hardware – ASIC revolution – Mana onment – memory organization – System startup – Hardwar - speed and code density.	ging the Risk – C e manipulation	Co-verification – – memory
Unit – I		INTERRUPT SERVICE ROUTINES	Periods	09
Watch dog emulators -	timeı - Log	s – Flash Memory basic toolset – Host based debugging – I ic analyzer – Caches – Computer optimization – Statistical	Remote debuggi profiling.	ng – ROM
Unit – I		IN CIRCUIT EMULATORS	Periods	09
Bullet proc – Usage iss	of run sues –	control – Real time trace – Hardware break points – Overla Triggers.	y memory – Tin	ning constraints
Unit – `	V	TESTING	Periods	09
Bug trackin cases – Fur Maintenand	nction	eduction of risks & costs – Performance – Unit testing – Real tests – Coverage tests – Testing embedded software – Performance	gression testing rformance testin	– Choosing test g –
			Total Periods	45
References	•			
1.	Arno	d S. Berger, "Embedded System Design", CMP books, USA	A 2017.	
		Vahid,Tony Givargis, "Embedded System Design-A Unifi luction",2018	ed Hardware/So	ftware
3.	Embe	dded / Real-Time Systems: Concepts, Design and Programm	ning, Dr. K.V.K	Prasad,2013
E-Resources	3			
1/1		//nptel.ac.in/courses/106105159/,Prof.anupambasu, IIT Kha		
E2	https:/	//www.globalspec.com/reference/28434/203279/chapter-1-t	he-embedded-d	esign-life-cycle#

Bos Chairman,
Faculty of Electronics and Communication Engineering,
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

		VEKANANDHA CO conomous Institution, Elayampala	W C Affiliat	MEN ed to A	anna Ui	niversity		A	X01-2000 ELVED ELVED		
Programme	M.E.				e Code		Regulation	2023			
Department	1		ESIGN / ELECTRONICS AND UNICATION ENGINEERING Semester								
Course Code		Course Name	Perio	ds Per	Week	Credit	Max	kimum Ma	rks		
Course code	· ·	L T P C CA							Total		
P23VDE02		hysics of MOS 3 0 0 3 40 60 ransistors									
Course Objective	•	To provide an in-de To enhance the fund To study Small Sign To study NANO M To study properties	damenta nal Ana OS tran	als of d lysis sistors	ifferent	_		gy.			
	At the e	nd of the course, the st	udent sl	iould b	e able to)		Knowledg	ge Level		
	CO1:A	nalyze a NANO MOS	transis	tor mo	del			k	(4		
Course	CO2:U	nderstand Scaling Ru	les for	transist	ors stru	ictures		k	.2		
Outcome	CO3: D	esign and analysis of o	circuits i	n diffe	ent sca	ling.		K3	,K6		
	CO4:A	ķ	[4								
	CO5:U1	nderstand different op	tical pr	opertie	S			ķ	.2		
Pre-requisites	EDC										

Cos	(3/:	2/1 indi	cates sti	rength o	CO / Po f correla Progran	ition) 3-	Strong,		dium, 1	- Weak	ξ		CO/I Map PSO:	ping	
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	2	2							2		1	3	
CO 2	3	3	2	2										3	
CO3	3	3	3	3							2		2	3	
CO4	3	3	3	2							2		3		
CO 5	3	3	3	2									2		

Direct


- 1. Continuous Assessment Test I, II & III
- 2. Assignment, Seminar and Quiz
- 3. End-Semester examinations

Indirect

1. Course - end survey

Content of the syllabus

Unit – I	MOS TRANSISTORS	Periods	9



THE MOS	Stransistor: Pao-Sah and Brews models; Short channel effects in	MOS transistors. Ho	t-carrier
effects in	MOS transistors; Quasi-static compact models of MOS transisto	rs; Types of models	for circuit
Simulatio	on, Measurement of MOS transistor parameters.	, , ,	
Unit -	S OTABAT (G ROLLS	Periods	9
Scaling at	nd transistors structures for ULSI; Silicon-on-insulator transistors	s; High-field and rad	iation effects
in transist	tors, The bipolar transistor.		
Unit –	51.41.42.2 57.51 (112.1 11 (112.1 52.5	Periods	9
Ebers-Mo	oll model; charge control model; small-signal and switching charge	acteristics; Graded-b	ase and
graded- ei	mitter transistors; High-current and high-frequency effects; Hete	ro junction bipolar to	ansistors;
Junction I	FETs; JFET, MESFET and hetero junction FET.		
Unit –	IV NANO MOS TRANSISTOR	Periods	9
hydrogen limits of N	ger equation, states and operators, particle-in-a-box, density-of-st atom, tunneling, two-level systems. Electrons in a crystal lattice MOS operations.		
Unit -	OT THE PROPERTIES	Periods	9
3.4 111			
direct and	s equations in dielectric media, polarization in insulators, ferroel indirect transitions in semiconductors, excitons, optoelectronic a	ectrics, polarons and and photovoltaic dev	polaritons, ices.
direct and	s equations in dielectric media, polarization in insulators, ferroel lindirect transitions in semiconductors, excitons, optoelectronic a	ectrics, polarons and and photovoltaic dev Total Periods	polaritons, ices.
direct and	I indirect transitions in semiconductors, excitons, optoelectronic a	Total Periods	45
direct and References	l indirect transitions in semiconductors, excitons, optoelectronic	Total Periods	45
direct and	s R.M.Warner , B.L.Grung , "MOSFET – Theory and Design", University Press, 1999.	Total Periods Published by Oxford	45
direct and References	s R.M.Warner , B.L.Grung , "MOSFET – Theory and Design", University Press, 1999. Yannis Tsividis, Colin Mc Andrew "Operation and Modeling	Total Periods Published by Oxford	45
References 1. 2.	s R.M.Warner, B.L.Grung, "MOSFET – Theory and Design", University Press, 1999. Yannis Tsividis, Colin Mc Andrew "Operation and Modeling by Oxford University Press, 2011.	Total Periods Published by Oxford of the MOS Transist	d5 d or", Published
References	s R.M.Warner , B.L.Grung , "MOSFET – Theory and Design", University Press, 1999. Yannis Tsividis, Colin Mc Andrew "Operation and Modeling	Total Periods Published by Oxford of the MOS Transist	d5 d or", Published
References 1. 2. 3.	s R.M.Warner , B.L.Grung , "MOSFET – Theory and Design", University Press, 1999. Yannis Tsividis, Colin Mc Andrew "Operation and Modeling by Oxford University Press, 2011. Simon M. Sze, Kwe K. Ng, "Physics of Semiconductor Device 2006.	Total Periods Published by Oxford of the MOS Transistes", Wiley Eastern 3:	d5 d or", Published
References 1. 2.	s R.M.Warner , B.L.Grung , "MOSFET – Theory and Design", University Press, 1999. Yannis Tsividis, Colin Mc Andrew "Operation and Modeling by Oxford University Press, 2011. Simon M. Sze, Kwe K. Ng, "Physics of Semiconductor Device	Published by Oxford of the MOS Transist es", Wiley Eastern 3	d5 d or", Published
References 1. 2. 3.	s R.M.Warner, B.L.Grung, "MOSFET – Theory and Design", University Press, 1999. Yannis Tsividis, Colin Mc Andrew "Operation and Modeling by Oxford University Press, 2011. Simon M. Sze, Kwe K. Ng, "Physics of Semiconductor Devic 2006. P.I.Varghese, T. Pradeep, A.Ashok Reddy, "A Text Book of Nanotechnology" published by McGraw Hill Education 1st Ed	Published by Oxford of the MOS Transist es", Wiley Eastern 3	d5 d or", Published
References 1. 2. 3.	s R.M.Warner, B.L.Grung, "MOSFET – Theory and Design", University Press, 1999. Yannis Tsividis, Colin Mc Andrew "Operation and Modeling by Oxford University Press, 2011. Simon M. Sze, Kwe K. Ng, "Physics of Semiconductor Devic 2006. P.I.Varghese, T. Pradeep, A.Ashok Reddy, "A Text Book of Nanotechnology" published by McGraw Hill Education 1st Ed	Published by Oxford of the MOS Transist es", Wiley Eastern 3: Hanoscience and ition, 2017.	d5 d or", Published

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha Coilege of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

		IVEKANANDHA Control tonomous Institution, Elayampala	WC Affiliat	MEN ed to A	Anna U	niversity	,Chennai)	TO Constant	SO SOCIAL SE CONTROL S
Programme	M.E.		•		e Code		Regulatio	on	2023
Department		DESIGN / ELECTR MUNICATION EN	Semester		I				
Course Code		Course Name		ls Per		Credit		ximum Ma	
Course Code			L	T	P	C	CA	ESE	Total
P23VDE03	Foundations of VLSI 3 0 0 3 40 CAD 3 40 The main objective of the course is							60	100
Course Objective	•	To study the concer To learn the basics of To analyze the differ To learn the two leve To learn the synthes	ots and post of physic erent typerel logic	cal des	sign pro loor pla esis and	ocess suc anning, p I binary o	h as partition lacement and decision diag	ning and pl d routing a	
	At the e	nd of the course, the st	udent sl	ould b	e able t	0		Knowledg	ge Level
	CO1:U	~	n meth	odolog	gies of	VLSI	and graph	F	(4
	CO2:A	nalyze the physical des	ign prod	cess of	VLSI d	esign flo	w process	F	ζ4
Course Outcome CO3: Interpret the concepts of physical design process such as routing and floor planning CO4: Describe the concepts of simulation in VLSI physical design automation K3								ζ5	
								ζ3	
	CO5:U	nderstand the modeling	ng and s	synthes	is of V	LSI phys	sical design	I	(2

Cos	(3/2	2/1 indi	cates str	ength o	CO / Po f correla Progran	tion) 3-	Strong,		lium, 1 -	·Weak			CO/I Map PSOs	ping	
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	2	3										2	
CO 2	3	3	2	3								2		2	
CO3	3	3	2	3						2		2	3	2	
CO 4	3	3	2	2						2			3		
CO 5	3	2	2	2						2			3		

Direct

Pre-requisites

- 1. Continuous Assessment Test I, II & III
- 2. Assignment, Seminar and Quiz
- 3. End-Semester examinations

Indirect

Bos Chairman,

Faculty of Electronics and Communication Engineering.
Vivekanandha Coilege of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

41

1. C	ourse – end survey		
Content of	the syllabus		
Content of	the synabus		
Unit		Periods	9
	on to VLSI Design methodologies - Review of Data structures a		
Design au	tomation tools - Algorithmic Graph Theory and Computational	Complexity - Trace	able and
Intractabl	problems - general purpose methods for combinatorial optimiz	ation.	
Unit -	II DESIGN RULES	Periods	9
Layout C	ompaction - Design rules - problem formulation - algorithms fo	r constraint graph c	ompaction –
placemen	and partitioning - Circuit representation - Placement algorithm	s – partitioning.	•
Unit –	III FLOOR PLANNING	Periods	9
Floor plan	ning concepts - shape functions and Floor plan sizing - Types	of local Routing pro	blems – Area
_	channel routing - global routing - algorithms for global routing.		
Unit –	IV SIMULATION	Periods	9
Simulatio	1 – Gate-level Modeling and simulation – Switch-level modeling	g and and simulation	1-
Combinat	ional Logic Synthesis – Binary Decision Diagrams – Two Level	Logic Synthesis.	
Unit -	V MODELLING AND SYNTHESIS	Periods	9
High leve	Synthesis – Hardware models – Internal representation – Alloc	ation –assignment a	nd scheduling -
Simple sc	heduling algorithm - Assignment problem - High level transform	nations.	_
		Total Periods	45
Text Book			
1.	S.H. Gerez, "Algorithms for VLSI Design Automation", John V		
2.	N.A. Sherwani, "Algorithms for VLSI Physical Design Automa Publishers, 2002.	tion", Kluwer Acad	emic
Reference	Book:		
1.	Sarafzadeh, C.K. Wong, "An Introduction to VLSI Physical D Edition 1995	esign", McGraw Hi	ll International
E-Resource	S		
E1	https://nptel.ac.in/courses/108102042/CO-ORDINATED BY: I	IT DELHI	,
E2	https://nptel.ac.in/courses/106102062/ CO-ORDINATED BY :	IIT DELHI	**************************************

BoS Chairman,

Faculty of Electronics and Communication Engineering,
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

		VEKANANDHA CO onomous Institution, Elayampalay		Directors Discovered D						
Programme	M.E.		2023							
Department	l	DESIGN / ELECTR MUNICATION EN	I							
Course Code		Course Name	Perio	ds Per	Week	Credit		imum Ma	·	
Course code	· ·	Sourse I valle	L	T	P	С	CA	ESE	Total	
P23VDE04	l	IDL with System anodeling. 3 0 0 3 40								
Course Objective	•	To understand the Concern To understand the Concern To study the Concern HDL. To understand the Concern To understand the	Concepts Concepts Concepts	s of Ha tateme s of Ti	nts and ming Is ng issu	Program sues and es and Pr	nming of VH	DL and V	HDL.	
	At the e	nd of the course, the st	udent sl	ould b	e able t	0		Knowledg	ge Level	
		se hardware description using data flow and b				ınd simul	ate digital	ŀ	(2	
Course Outcome	modeli	CO2: Analyze of logic circuits by using different levels of modeling using VHDL K3								
	CO3: Write the Verilog Program for logic circuits and synthesis by using tech bench K3								ζ3	
	CO4:A	nalyze the timing issu							ζ4	
L	CO5: U	Inderstand the basic co	oncepts	of Syst	em Ver	ilog		ŀ	(2	

Cos	(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak												CO/I Map PSOs	ping			
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3		
CO 1	3	3	3	2						1	2		3	2	3		
CO 2	3	3	3		2						2		3	2	3		
CO 3	3	3	3	2	2			-			2	2	3	2	3		
CO 4	3	3	3	2								2		2	3		
CO 5	3	3	3	2	2								3	2	3		

Direct

Pre-requisites

1. Continuous Assessment Test I, II & III

Digital System Design

- 2. Assignment, Seminar and Quiz
- 3. End-Semester examinations

Indirect

1. Course - end survey

Content of the syllabus

Bos Ghairman,

Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.

Unit -	DESCRIPTIONLANGUAGE	Periods	9
Compar	ison between HDL and High Level Language Hierarchy, Concu	arrency, Logic and	Delay
Modelin	g,Structural, Data flow, Behavioral Styles of Hardware Descri	ption, Architecture	of event driver
Unit -		Periods	9
Data Ty	pes, Operators, Classes of Objects, entities and architectures, A	ttributes – concurre	ent statements –
sequenti	al statements – signals and variables – Behavior, dataflow and	structural modeling	
Unit –	rations, functions –procedures – packages – test benches – Des III VERILOG		
	Identifier Names, Net and Variable Types, operators, Ga	Periods te instantiations V	/erilog_module
concurre	ent and procedural statements, UDP, sub circuit parameters, fun Examples	ection and tasks – te	est benches –
Unit -		Periods	9
	delay, timing modeling, timing modeling, timing assertion,	setup and hold tir	nes for
clocked de Unit -	vices, Processor model, RAM model, UART model V SYSTEM VERILOG	Periods	9
	s: Built-in Data Types, Fixed-Size Arrays, Dynamic Arrays, Qu		
	def, Creating User-Defined Structures, Enumerated Types, Cor		
Statements	and Routines: Procedural Statements, Tasks, Functions, and V	oid Functions	ccaarar
		Total Periods	45
Reference		1	
1.	Samir Palnitkar, "Verilog HDL: A Guide to Digital Design	and Synthesis", 2n	d Edition,
	Pearson Education New Delhi, 2019		
2.	J.Bhasker Prime, —A Verilog HDL r, Prentice Hall, 2018		
3.	Chris Spear, "System Verilog for Verification: A Guide to	Learning the Test b	ench Language
۷.	Features", 2nd Edition, Springer, 2012		
4.	J.Bhasker, —A VHDL Primer, Prentice Hall, 1998.		
5.	J.Bhasker, —VHDL Synthesis Primer, Prentice Hall.1998		
6.	J.Bhasker, —A Verilog Primer, Prentice Hall 2005.		
7.	Michel D Ciletti, —Advanced Digital Design with Verilog I	HDL, Pearson educa	ation, 2010.
8.	Neil Weste and Kamran Eshranghian, —Principles of CMO 2000.	S VLSI Design, Ad	dison Wesley,
E-Resourc			
E1	https://nptel.ac.in/courses/117101004/17CO-ORDINATED	BY : IIT BOMBA	Y
E2	https://nptel.ac.in/courses/117101004/downloads/Lecture%	20Notes/D.K.%208	Sharma/L17.pdf
E3	https://archive.nptel.ac.in/courses/106/105/106105165/:IIT	KHARAGPUR	
E4	https://d1.amobbs.com/bbs_upload782111/files_33/ourdev_	_585395BQ8J9A.p	df





VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN



(Autonomous Institution, Affiliated to Anna University, Chennai) Elavampalavam, Tiruchengode – 637 205

		Eiayaiiipaia							
Programme	M.E.		Pro	gramm	e Code	205	Regulation	2	023
Department		DESIGN / ELECTI MUNICATION EN					Semester		I
Carrea Cada	,	7 N	Maxir	num Ma	rks				
Course Code	,	Course Name	L	T	P	С	CA	ESE	Total
P23VDE05	Introd	luction to MEMS	3	0	0 3		40	60	100
Course Objective	The r	T 1 1	es conce epts of l ncepts o	pts of I Micros f Micro	ystems oactuate	Design to or system	echniques and	MicroSe	ensors.

	To study the concepts Optical MEMS	
	At the end of the course, the student should be able to	Knowledge Level
Course	CO1: Understand the materials used in MEMS and Micromachining processes.	K2
Outcome	CO2: Analyze etching methods and the various models of micro	K4
Outcome	sensors	
	CO3: Explore various Micro actuator systems.	K2
	CO4: Design Mechanical MEMS	K3
	CO5: Interpret optical MEMS system	K2
1		

Pre-requisites -

Cos	(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak Programme Outcomes (POs) P													PSO ping	
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	3	2			2			3				2	
CO 2	3	3	3	2			2			3				2	
CO3	3	3	3	2			2						3	2	
CO 4	3	3	3	2			2						3		
CO 5	3	3	2	2			2						3		

Course Assessment Methods

Direct

- Continuous Assessment Test I, II & III
- 2. Assignment, Seminar and Quiz
- 3. End-Semester examinations

Indirect

1. Course - end survey

Content of the syllabus



Faculty of Electronics and Communication Engineering Vivekanandha College of Engineering for Women (Autonomous), Tiruchengode. Namakkal - 637 205.

45

Unit – I	MEMS FUNDAMENTALS	Periods	9
	Background: Resonant gate transistor (RGT), Silicon Pressur		
Micro Electro N	Mechanical Systems. Micro fabrication and Micromachining	: Integrated C	Circuit Processes,
Bulk Micromac			
Unit – II	ETCHING METHODS & SENSORS	Periods	9
	ng and Anisotropic Etching, Wafer Bonding, High Aspect-Ra		
	Classification of physical sensors, Integrated, Intelligent, or		
	Thermal sensors, Electrical Sensors, Mechanical Sensors, C		
Unit – III	MICRO ACTUATORS	Periods	9
	s: Electromagnetic and Thermal micro actuation, Mechan		
	examples, micro valves, micro pumps, Micromotors- Micro		
	nirror TV Projector.; Surface Micromachining: One or tachining requirements.	wo sacrificial	l layer processes,
Unit – IV	MECHANICAL MEMS	Periods	9
Poly silicon s	urface micromachining, Other compatible materials, Sili-		•
	naterials, Surface Micro machined Systems : Micro moto		
	eas: All-mechanical miniature devices, 3-D electromagnetic		,,
	,		
sensors.			
sensors. Unit – V	OPTICAL MEMS	Periods	9
	OPTICAL MEMS devices, Optical/Photonic devices, Medical devi	I	
Unit – V RF/Electronics	devices, Optical/Photonic devices, Medical devi	ices e.g. I	DNA-chip, micro-
Unit – V RF/Electronics arrays.; lab/Des	devices, Optical/Photonic devices, Medical devi ign:(two groups will work on one of the following design pro Photonic device/system, Medical device e.g. DNA-chip, mice	ices e.g. I oject as a part cro-arrays. Op	ONA-chip, micro- of the
Unit – V RF/Electronics arrays.; lab/Des course),Optical	devices, Optical/Photonic devices, Medical devi ign:(two groups will work on one of the following design pro Photonic device/system, Medical device e.g. DNA-chip, mice	ices e.g. I oject as a part	ONA-chip, micro- of the
Unit – V RF/Electronics arrays.; lab/Des course),Optical. References	devices, Optical/Photonic devices, Medical devices, ign:(two groups will work on one of the following design pro/Photonic device/system, Medical device e.g. DNA-chip, mic	ices e.g. I oject as a part cro-arrays. Op	ONA-chip, micro- of the tical Switches
Unit – V RF/Electronics arrays.; lab/Des course),Optical. References 1. Ta	devices, Optical/Photonic devices, Medical devices; ign:(two groups will work on one of the following design pro/Photonic device/system, Medical device e.g. DNA-chip, micro Ran Hsu, -MEMS & Micro Systems Design and Manufacturellhi, 21st reprint 2014	ices e.g. I oject as a part cro-arrays. Op Fotal Periods ure, Tata McG	ONA-chip, micro- of the tical Switches 45 traw Hill, New
Unit – V RF/Electronics arrays.; lab/Des course),Optical. References 1. Ta	devices, Optical/Photonic devices, Medical devices, ign:(two groups will work on one of the following design pro/Photonic device/system, Medical device e.g. DNA-chip, mical device e.g. DNA-chip, mical Ran Hsu, –MEMS & Micro Systems Design and Manufact	ices e.g. I oject as a part cro-arrays. Op Fotal Periods ure, Tata McG	ONA-chip, micro- of the tical Switches 45 traw Hill, New
Unit - V	devices, Optical/Photonic devices, Medical devices; ign:(two groups will work on one of the following design prophotonic device/system, Medical device e.g. DNA-chip, midical Ran Hsu, –MEMS & Micro Systems Design and Manufacture Ethi, 21st reprint 2014 Rai-Choudhury - MEMS and MOEMS Technology and Apple Pephen Santuria, - Microsystems Design, Kluwer publishers, S	ices e.g. I oject as a part cro-arrays. Op Fotal Periods ure, Tata McGlications, SPIE pringer US, 20	ONA-chip, micro- of the tical Switches 45 braw Hill, New Press, 2009 005.
Unit - V	devices, Optical/Photonic devices, Medical devices; ign:(two groups will work on one of the following design prophotonic device/system, Medical device e.g. DNA-chip, midical device e.g.	ices e.g. I oject as a part cro-arrays. Op Fotal Periods ure, Tata McGlications, SPIE pringer US, 20	ONA-chip, micro- of the tical Switches 45 braw Hill, New Press, 2009 005.
Unit - V	devices, Optical/Photonic devices, Medical devices; ign:(two groups will work on one of the following design prophotonic device/system, Medical device e.g. DNA-chip, midical Ran Hsu, –MEMS & Micro Systems Design and Manufacture Ethi, 21st reprint 2014 Rai-Choudhury - MEMS and MOEMS Technology and Apple Pephen Santuria, - Microsystems Design, Kluwer publishers, S	ices e.g. I oject as a part cro-arrays. Op Fotal Periods ure, Tata McG lications, SPIE pringer US, 20 estem Design, 20	DNA-chip, microof the tical Switches 45 traw Hill, New Press, 2009 005. Artech House, 2004
Unit - V	devices, Optical/Photonic devices, Medical devices, ign:(two groups will work on one of the following design proportion of the following design and Manufacture of the following design proportion of the foll	ices e.g. I oject as a part cro-arrays. Op Fotal Periods ure, Tata McG lications, SPIE pringer US, 20 estem Design, 20 Raton, 2002	DNA-chip, microof the tical Switches 45 traw Hill, New Press, 2009 005. Artech House, 2004
Unit - V	devices, Optical/Photonic devices, Medical devices; ign:(two groups will work on one of the following design proposed pr	ices e.g. I oject as a part cro-arrays. Op Fotal Periods ure, Tata McG lications, SPIE pringer US, 20 estem Design, 20 Raton, 2002	DNA-chip, microof the tical Switches 45 traw Hill, New Press, 2009 005. Artech House, 2004
Unit − V RF/Electronics arrays.; lab/Descourse),Optical References 1. Ta Do 2. 2. P. 3. St 4. Na 5. M E-Resources E1 htt E2 htt sp	devices, Optical/Photonic devices, Medical devices, ign:(two groups will work on one of the following design proportion of the following design and Manufacture of the following design proportion of the foll	ices e.g. I oject as a part cro-arrays. Op Fotal Periods ure, Tata McG lications, SPIE pringer US, 20 estem Design, 200 Raton, 2002 IIT KHARAC microelectrome	DNA-chip, micro- of the tical Switches 45 fraw Hill, New Press, 2009 005. Artech House,2004

Bos Chairman,
Faculty of Electronics and Communication Engineering
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.

		omous Institution,	WO Affiliat	MEN ed to A	Anna U	Jniversit	y ,Chennai)	A DV Parket	SD SOLUTION CONTROL OF THE SOL					
Programme	M.E.	Elayampalay			igoae - e Code		Regulation	,	023					
Department	VLSI	DESIGN / ELECTR MUNICATION EN	ONICS	SAND	····	203	Semester	1 2	I					
Course Code	(Course Name	Perio	ls Per	Week	Credit	Max	imum Ma	rks					
Course Code	`	L T P C CA ESE Total												
P23VDE06	Multin Techni	nedia Compression	3	0	0	3	40	60	100					
Course Objective	•	 The main objective of the course is To explore the special features and representations of different data types. To analyze different compression techniques for text data and audio signals To analyze various compression techniques for image and video signals. 												
	At the en	nd of the course, the st	udent sh	ould b	e able to	0		Knowledg	ge Level					
	CO1:Us	e Compression techn	iques in	multi	media.			ķ	[2					
Course	CO2: I applicat	Know different text coion.	ompress	ion tec	hnique	es and its		ķ	3					
Outcome	CO3: L	earn the concept of va	rious au	dio cor	npressi	on metho	ds.	k	[4					
	CO4: Id	entify various image	compres	sion te	chnique	es.		k	[4					
		O4: Identify various image compression techniques. K4 O5: Learn the concept of various video compression techniques and application. K2												
Pre-requisites	-								***************************************					

Cos	8 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3													CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO	PSO	PSO	
CO 1	3	3	3	2	2					2	111	2	3		3	
CO 2	3	3	3	2						<u> </u>			3			
CO3	3	3	3	2									3	2		
CO 4	3	3	3	2									3	2		
CO 5	3	3	3	2										2		

Direct

- Continuous Assessment Test I, II & III
- Assignment, Seminar and Quiz
 End-Semester examinations

Indirect

1. Course - end survey

Content of the syllabus



Faculty of Electronics and Communication Engineering Vivekanandha College of Engineering for Women (Autonomous), Tiruchengode. Namakkal - 637 205.

Unit	: - I	INTRODUCTION	Periods	9
		s of Multimedia - Graphics and Image Data Representation		
		Graphics, Video and Digital Audio - Storage requiremen		
		mpression - Taxonomy of compression techniques -	-Error free C	Compression-Lossy
	ression.			
Unit	– II	TEXT COMPRESSION	Periods	9
_		echniques – Huffman coding – adaptive Huffman coding – a		ng –
		coding - dictionary techniques -LZ77, LZ78, LZW family		
Unit -		AUDIO COMPRESSION	Periods	9
sub- b	oand coo	sion techniques - μ- Law and A- Law companding - Freque ling —Speech coding standard-G.722-Audio coding stan Idio — Silence compression techniques.		
Unit -		IMAGE COMPRESSION	Periods	9
		sion: Fundamentals-compression standards-JPEG Standard		
Wavel	et based	compression -Implementation using filters – EZW, SPIHT	coders – IPEG	2000 standards -
		andards- Run length coding.	000015 0125	2000 Standards
Unit		VIDEO COMPRESSION	Periods	9
Video	compres	sion techniques and standards – MPEG Video Coding I: MI	PEG – 1 and 2	- MPEG Video
Coding	g II -MP	EG – 4 and 7 – Motion estimation and compensation technic	ques – H.261 S	Standard – DVI
		VI real time compression – Packet Video.	•	
		· · · · · · · · · · · · · · · · · · ·	Total Periods	45
Referen	ces	The second secon		
1.		l Sayood,"Introduction to Data Compression", Morgan Kau n, 2012	ıffman Harcou	rt India, Fourth
E-Resou	rces			
E1	www.	ics.uci.edu/~dan/pubs/DataCompression.html		
E2		/nptel.ac.in/courses/106105082/38CO-ORDINATED BY:		
E3	_	/nptel.ac.in/downloads/117105083/CO-ORDINATED BY	: IIT KHARĀC	3PUR
FURTH	,			
1	IEEE T	ransactions on "Information Theory".		
2	http://v	ww.arturocampos.com/compression.html		

Bos Chairman,
Faculty of Electronics and Communication Engineering
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

		(Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205 I.E. Programme Code 205 Regulation 2023												
Programme	M.E.	Program	ıme Co	de		205	Regulation	2	023					
Department	l .	DESIGN / ELECTR MUNICATION ENG)		Semester		I					
Course Code	,	Course Name	Perio	ds Per	Week	Credit	Maxim	ıum Marl						
Course Code		Course Ivallie	L	Т	P	C	CA	ESE	Total					
P23VDE07	Semico Design	nductor Memory	3	0	0	3	40	60	100					
Course Objective	•	in objective of the co To acquire knowled To study about arch To comprehend the To study the semico To study the advance	ge abou itecture semico onductor	and op nducto r memo	peration r memo ory rad	ns of diff ory reliab iation eff	erent semicond		mories.					
		nd of the course, the st					K	nowledge	Level					
	CO1: A	nalyze the different ty	ypes of	RAM,	ROM	designs.		K4	ļ					
Course Outcome	CO2: A intercor	nalyze the different R	CAM an	d RON	A archi	tecture ar	nd	K4	ŀ					
Outcome	CO3: A	nalyze the semicondu	ictor me	emory	reliabil	ity.		K4	ļ					
	CO4: A	nalyze the radiation e	ffects o	f semi	conduc	tor memo	ories.	K3	3					
	CO5: Idesign.	lentify the new develo	opments	s in ser	nicond	uctor me	mory	K3	3					
Pre-requisites	EC-I &	II												

Cos	3														CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3		
CO 1	3	3	2	2						2			3	2	1		
CO 2	3	3	2	2						2				2			
CO3	3	3	2	2						2				2			
CO 4	3	3	2	2							3		3				
CO 5	3	3	2	2							3		3				

Direct

- Continuous Assessment Test I, II & III 1.
- Assignment, Seminar and Quiz
- End-Semester examinations

Indirect

1. Course - end survey

Content of the syllabus



Faculty of Electronics and Communication Engineering. Vivekanandha College of Engineering for Women (Autonomous),

Tiruchengode, Namakkal - 637 205.

Unit -	- I	RANDOM ACCESS MEMORY TECHNOLOGIES	Periods	9
Static Ra	ndom A	Access Memories (SRAM): SRAM cell structure, MOS SR	AM Architect	ure, MOS SRAM
cell and p	periphe	ral Circuit Operation, Bipolar SRAM Technologies, Silicon	on Insulator	(SOI) technology.
Advance	d SRA	M Architectures and Technologies, Application Specifie	ed SRAMs. I	Dynamic Random
		s (DRAM): DRAM Technology Development, CMOS D		
		tructure, BiCMOS DRAM, soft error failure in DRAM,		
		pplication Specific DRAM		
Unit –		NON- VOLATILE MEMORIES	Periods	9
		nly Memories (ROM), High density ROMs, Programmable		
PROMs,	Erasa	ole (UV) programmable ROM (EPROM), Floating, (Gate EPROM	cell, one time
programn	nable	EPROM (OTPEPROM), Electrically Erasable PROMS	S, EEPROM	Technology and
architectu	ure, No	n Volatile SRAM, Flash Memories (EPROM and EEPF	ROM), Advan	ce flash memory
Architect	ure			•
Unit –	m	SEMICONDUCTOR MEMORY RELIABILITY	Periods	9
General	Reliab	ility issue- RAM Failure modes and Mechanism-	onvolatile mei	mory Reliability-
Reliabili	ity mo	deling and failure rate prediction- Design for reliability	y – Reliabilit	y test structure-
reliabilit	ty scree	ning and qualification.		
Unit –	IV	SEMICONDUCTOR MEMORY RADIATION EFFECTS	Periods	9
Single Ev	ent Ph	enomenon (SEP). Radiation Hardening Technique-Radiatio	n hardening p	rocess and design
		nardened memory characteristics — Radiation hardness assu		
Unit –		ADVANCED MEMORY TECHNOLOGY	Periods	9
		ndom Access Memories (FRAMs) – Gallium Arsenide (Ga	As) FRAMs –	Analog Memories-
Magneto	resistiv	e RAMs (MRAMs) - Experimental memory device.		
			Total Period	s 45
Reference	-	LIZOL WO : 1 . M : m 1 . M		
1.	Asn	ok K Sharna, "Semiconductor Memories Technology", Test	ing and Reliab	oility, Wiley 2002.
2.	Ash	ok K Sharna, "Advanced Semiconductor Memories-Architections", Wiley 2002.	tecture, Design	n and
3.	Anja	inGhosh, "High Speed Semiconductor Devices", NPTEL Co	ourseware, 200	09.
E-Resourc			, -	
E1	http	o://www.bitsavers.org/pdf/ti/ Texas Instruments Electronic	cs Series/Lue	cke Semiconducto
اند	<u>r_N</u>	Memory Design and Application 1973.pdf		
De	https	://archive.nptel.ac.in/courses/117/101/117101058/		
E2				
E3	https	://books.google.co.in/books/about/Semiconductor_Memoria	es.html?id=V1	NsmAQAAMAAJ
	<u>&rec</u>	lir_esc=y		
	I			

BoS Chargan,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.



VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN

(Autonomous Institution, Affiliated to Anna University , Chennai) Elayampalayam, Tiruchengode – $637\ 205$



K4

K4

Programme	M.E.	Program	nme Coo	de		205	Regulation		2023				
Department	1	DESIGN / ELECTR MUNICATION ENG)		Semester		I				
Course Code	,	Course Name	Period	ls Per	Week	Credit	Max	imum Ma	arks				
Course Code	`	Course manie	L	T	P	C	CA	ESE	Total				
P23VDE08	Systen	n on Chip Design	3	0	0	3	40	60	100				
Course Objective	• To • To • To	understand the conce understand the conce understand the conce understand the conce alog Cores. understand the conce understand the conce	epts of Septs of Septs of Septs of S	SOC D System System	esign n on Chi	nethodolo p Design	methodolog		mory and				
	CO1: U	nd of the course, the st inderstand the concepts c and Analog Cores.							ge Level K2				
Course Outcome	CO2:Ui	nderstand the concept	s of SO	C Desi	gn meth	odology	for]	K2				
	CO3: C	Comprehend System or	n Chip D	esign '	Validati	on metho	ods]	K4				

Cos															CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3		
CO 1	3	3	3	2				-	2	1	T		3				
CO 2	3	3	2	2			-		2			2	3				
CO 3	3	3	3	2					2				3	2			
CO 4	3	3	2	2						2				2			
CO 5	3	3	3	2						2				2			

CO4: Analyze SOC with various testing

CO5: Analyze various types of testing

Course Assessment Methods

Direct

Pre-requisites

- 1. Continuous Assessment Test I, II & III
- 2. Assignment, Seminar and Quiz
- 3. End-Semester examinations

Indirect

1. Course - end survey



Content of	the syl	labus	N-1 MAC-14	
Unit -	- I	INTRODUCTION	Periods	9
		and evolution of ASIC Technology- System on chip conc	epts and method	lology – SOC
		OC challenges and components.		
Unit –		DESIGN METHODOLOGICAL FOR LOGIC CORES	Periods	9
SOC Desi hardcores	ign Flo , soft c	w – On-chip buses –Design process for hard cores –Soft an ores- Core and SOC design examples.	nd firm cores –D	Designing with
Unit –	III	DESIGN METHODOLOGY FOR MEMORY AND ANALOG CORES	Periods	9
		ories -Simulation modes Specification of analog circuits -	A to D converte	er -Phase- located
loops –Hi	gh I/O.			
Unit –	l.	DESIGN VALIDATION	Periods	9
		tion –Test benches –SOC design validation – Co simulation	on –hardware/ S	oftware co-
		e Study: Validation and test of systems on chip.		
Unit –		SOC TESTING	Periods	9
reuse– Te	sting o	 Testing of digital logic cores – Cores with boundary scar f microprocessor cores – Built in self method – testing of en techniques for on-line SOC testing. 	nbedded memoi	ries. Case Study:
T. C			Total Periods	45
References				
1.	Rocl	nit Rajsunah, "System-on-a-Chip: Design and Test", Artec	h House, 2007.	
2.	and '	ash Raslinkar, Peter Paterson &Leena Singh, "System-on- Fechniques", Kluwer Academic Publishers, 2000.	_	-
3.	M.K on-C	eating, D.Flynn, R.Aitken, A, GibbonsShi, "Low Power M hip Design Series: Integrated Circuits and Systems", Sprir	lethodology Mar	nual for System-
4.	L.Ba 1999	lado, E. Lupon, "Validation and Test of Systems on Chip	", IEEE confere	ence on SIC/SOC,
5.	Rice	anzone, P.Bernardi, M.Grosso, M. Rebaudengo, E. Strche Fiat, "Integrating BIST Techniques for On-line Soc Line testing, 2005.	Sanchez, M.SR Festing", IEEE S	eorda, Centro Symposium on
E-Resource	es			
E1	https	://nptel.ac.in/courses/108102045/10 CO-ORDINATED BY	Y : IIT DELHI	
E2	https	:://nptel.ac.in/courses/108102045/29CO-ORDINATED BY	: IIT DELHI	

Bos Chairman,

Faculty of Electronics and Communication Engineering.

Vivekanandha College of Engineering
for Women (Autonomous),

Tiruchengode, Namakkal - 637 205.

		VEKANANDHA CO onomous Institution, Elayampala	WO Affiliate	MEN ed to A	anna Ui	niversity		Thy Production Description					
Programme	M.E.	Program	~~~~		80	205	Regulation	. 2	023				
Department	1	DESIGN / ELECTR MUNICATION EN					Semester	_					
Course Code		Course Name	Period	ls Per	Week	Credit	Ma	ximum Ma	rks				
Course Code	`	Course manne	L	T	P	С	CA	ESE	Total				
P23VDE09		vare Design cation Techniques	40	60	100								
Course Objective	ToToTo	understand the Concepts of study the concepts of study the concepts of understand the concept impart in-depth know	f Verifice f Stimule pts of A wledge a	cation us and Archite about I	Plan, I Respo ecting T RTL de	nse. 'est bencl sign.	hes and Syste	m Verilog.					
	1	nd of the course, the st						Knowledge	Level				
Course	CO1:Ar HDLs.	nalyze and design smal	ll scale c	ombin	ational	logic circ	uits using	K	[4				
Outcome	CO2: A	nalyze the problems i	in digita	l desig	n using	HDLs.		K	[4				
	CO3: V	iew VLSI design from	a hierar	chical	view po	oint.		K	[2				
	CO4: Se	O4: Select appropriate analysis for circuit design.											
	CO5: A	nalyze architecting T	est Bend	ches.				K	[4				
Pre-requisites													

Cos	(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3	
CO 1	3	3	3	2						1	1		3	2		
CO 2	3	3	3	2									3	2		
CO 3	3	3	3	2									3	2		
CO 4	3	3	3	2												
CO 5	3	3	3	2												

Direct

- Continuous Assessment Test I, II & III
 Assignment and Seminar
 End-Semester examinations

Indirect

1. Course - end survey

Content of the syllabus

Bos Chairman,

Faculty of Electronics and Communication Engineering. Vivekanandha College of Engineering for Women (Autonomous), Tiruchengode. Namakkal - 637 205.

Unit –	I VERIFICATION TECHNIQUES AND TOOLS	Periods	9
Testing	vs. Verification – Verification and Design Reuse - Functional Verif	ication, Timing V	erification,
Formal	Verification, Linting Tools – Simulators – Third Party Models – Wa	aveform Viewers -	- Code
Coverag	e issue-Tracking Metrics.		
Unit –		Periods	9
	tion plan - Levels of Verification - Verification Strategies - Specif	ication Features -	Test cases
– Test Be			-
Unit – I		Periods	9
	Stimulus – Output Verification – Self Checking Test Benches – Cor	nplex Stimulus an	d
	e –Prediction of Output		
Unit - 1		Periods	9
	e Verification Components – VHDL and Verilog Implementation –	Autonomous Gen	eration and
	ing-Input and Output Paths — Verifying Configurable Design.		
Unit -		Periods	9
	es, RTL design, Interfaces, clocking, Assertion based verification,	classes, Test bencl	1
Automa	tions and constraints.		
		otal Periods	45
Reference			
1.	Janick Bergeron, "Writing Test Benches Functional Verification 2003.	of HDL Models",	Springer,
2.			
	Andreas Meyer, "Principles of Functional Verification", Newnes	s, 2004.	
3.	Andreas Meyer, "Principles of Functional Verification", Newness Samir Palnitkar, "Design Verification with E", Prentice Hall, 200	*	
3. 4.		03.	
4.	Samir Palnitkar, "Design Verification with E", Prentice Hall, 200	03. ger Verlag, 2010.	h
	Samir Palnitkar, "Design Verification with E", Prentice Hall, 200 T.Kropf, "Introduction to Formal Hardware Verification", Spring Chris Spear, "System Verilog for Verification: A Guide to Learn Language Features", Springer, 2008	03. ger Verlag, 2010. ning the Test benc	
4. 5.	Samir Palnitkar, "Design Verification with E", Prentice Hall, 200 T.Kropf, "Introduction to Formal Hardware Verification", Spring Chris Spear, "System Verilog for Verification: A Guide to Learn	03. ger Verlag, 2010. ning the Test benc	
4.	Samir Palnitkar, "Design Verification with E", Prentice Hall, 200 T.Kropf, "Introduction to Formal Hardware Verification", Spring Chris Spear, "System Verilog for Verification: A Guide to Learn Language Features", Springer, 2008	03. ger Verlag, 2010. ning the Test benc	
4.5.6.	Samir Palnitkar, "Design Verification with E", Prentice Hall, 200 T.Kropf, "Introduction to Formal Hardware Verification", Spring Chris Spear, "System Verilog for Verification: A Guide to Learn Language Features", Springer, 2008 Janick Bergeron, Edward Cerny, Alan Hunter and Andrew Night Methodology Manual for System Verilog", Springer, 2005.	03. ger Verlag, 2010. ning the Test benc	
4. 5.	Samir Palnitkar, "Design Verification with E", Prentice Hall, 200 T.Kropf, "Introduction to Formal Hardware Verification", Spring Chris Spear, "System Verilog for Verification: A Guide to Learn Language Features", Springer, 2008 Janick Bergeron, Edward Cerny, Alan Hunter and Andrew Night Methodology Manual for System Verilog", Springer, 2005.	oger Verlag, 2010. Thing the Test bence tingale, "Verificat	

BoS Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

		EKANANDHA CO omous Institution, Elayampalay	W C Affiliat	MEN ted to	Anna U	Jniversit	y ,Chennai)	A TUTTE BEACH TO CENTER OF THE	E0 S01 Z015 E1 SEE
Programme	M.E.		nme Co			205	Regulation	2	023
Department		DESIGN / ELECTI MUNICATION EN			1		Semester		-
Course Code	(Course Name	Perio	ds Per	Week	Credit	Max	imum Ma	rks
Course code			L	T	P	С	CA	ESE	Total
P23VDE10	RF Mi Chip I	icroelectronics Design	40	60	100				
Course Objective	The ma	in objective of the control To study Resonator To study Linearizate To understand the Control learn the basics To study about low	r-less Vention tech operation of Mult	CO. miques n of M iple Ac	OS dev cess te	chniques			
		nd of the course, the s esign various types of						Knowledg	ge Level
Course		xplain various featur							(2
Outcome		etch the Layout of si							C 5
		icroelectronics chip of						ŀ	[4
	CO5: U techniqu	nderstand communicues.	eation co	oncepts	in mul	tiple acce	ess	ŀ	(2
Pre-requisites									

Cos	(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3	
CO 1	3	3	2	2					2				3			
CO 2	3	3	2	2					2				3			
CO 3	3	3	2	2					2				3	2		
CO 4	3	3	2	2						2	2			2		
CO 5	3	3	2							2				2		

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar
- 3. End-Semester examinations

Indirect

1. Course – end survey

Content of the syllabus

BoS Chairman,

Faculty of Electronics and Communication Engineering
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.

Unit –	· I	BASIC CONCEPTS IN RF DESIGN	Periods	9
		esign and applications, Choice of Technology, Basic conce		
and Time	· Varia	nce - inter-symbol Interference - random processes and I	Noise, Definitions	of sensitivity
		ge – conversion Gains and Distortion.		
Unit –		COMMUNICATION CONCEPTS	Periods	9
		tal Modulation for RF circuits - Comparison of various tecl		efficiency,
Mobile R	F Com	munication systems and basics of Multiple Access techniqu	es.	
Unit –		RECEIVER AND TRANSCEIVER ARCHITECTURES	Periods	9
Receiver	and T	ransmitter Architectures and Testing heterodyne, Homody	ne, Image-reject,	Direct-IF and
sub- samp	oled re	ceivers. Direct Conversion and two steps transmitters, BJ	and MOSFET b	ehavior at RF
		leling of the transistors and SPICE models, Noise performan		
Transceiv	er Arc	hitecture and Design Example with Different Communication	on Modulations/D	emodulations,
Considera	ations			
Unit – I	IV	LOW NOISE AMPLIFIERS AND MIXERS	Periods	9
Basic bloc	cks in l	RF systems and their VLSI implementation- Low Noise Am	plifiers design in	various
technolog	ies, De	sign of Mixers at GHz frequency range, Various Mixers, th	eir working and	
implemen	itations			
Unit –		OSCILLATORS	Periods	9
Cross Cou LC VCOs	upled of with v	oscillator, three point oscillator, voltage controlled oscillator vide tuning range, Phase noise, Design procedures.	or – Low-noise V	CO topologies-
		J	Total Periods	45
References				
1.		ee, "Design of CMOS RF Integrated Circuits", Cambridge, 2		
2.	Sori	n Voinigescu "High-Frequency Integrated Circuits," Cambr	idge University p	ress, 2013,
3.	B.Ra	azavi, "RF Microelectronics", Pearson Education, 1997.		
4.		Crols, MichielSteyaert, "CMOS Wireless Transceiver Desig ishers,1997.	n", Kluwer Acad	emic
5.	B.Ra	nzavi, "Design of Analog CMOS Integrated Circuits", McG	raw Hill, 2001.	
E-Resource	es			
E1	https	://nptel.ac.in/courses/117102012/,course co-ordinated by II	Γ Delhi.	

BoS Chairman,

Faculty of Electronics and Communication Engineering,
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.



VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN



(Autonomous Institution Affiliated to Anna University Chennai)

SUPORCO	(Auto	nomous institution	sity ,Chenna	.1)	AMERICAN DISSIANS							
		Elayampala	ayam, T	[iruch	engode	e - 637.2	205					
Programme	M.E.	Progran	nme Co	de		205	Regulation	1 2	023			
Department	1	DESIGN / ELECTR MUNICATION EN					Semester		-			
Course Code		Course Name	Perio	ds Per	Week	Credit	M	aximum Ma	rks			
Course Code		Course Ivallie	L	T	P	С	CA	ESE	Total			
P23VDE11	Mixed Design	Signal VLSI	3	0	0	3	40	60	100			
Course Objective		To understandTo understandTo focus on StTo gain knowlTo understand	the diffubmicro edge on concep	ferent ton CMO data of sy	echniqu OS proc converte witched	cess flow ers. capacito						
		nd of the course, the st						Knowledge	Level			
	CO1: Us	se DAC and ADC tec	chnique	s for da	ita conv	versions.		K	2			
Course	CO2: P	rogram, Mixed Signa	ıl VLSI	Circui	ts.			K	.3			
Outcome	CO3: U1	O3: Understand various signal conversion techniques. K2										
	l .	Eldentify and analyze the different techniques involved in mixed al VLSI design										
	CO5:Un	derstand concepts of	switche	ed capa	citor fi	lters		K	2			

Pre-requisites

Cos	CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak Programme Outcomes (POs)													CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO	PSO 2	PSO 3	
CO 1	3	3	3	2						2			3	2		
CO 2	3	3	3	2						2	-		3	2		
CO 3	3	3	3	2						2			3	2		
CO 4	3	3	3	2								2	3			
CO 5	3	3	3	2								2	3			

Course Assessment Methods

Direct

- Continuous Assessment Test I, II & III
- Assignment and Seminar
- End-Semester examinations

Indirect

1. Course - end survey

Content of the syllabus



57

Faculty of Electronics and Communication Engineering. Vivekanandha College of Engineering for Women (Autonomous), Tiruchengode. Namakkal - 637 205.

Unit –	I	INTRODUCTION AND BASIC MOS DEVICES	Periods	9
		nalog design-Mixed signal layout issues- MOSFET struct		
		gnal model- single stage Amplifier-Source follower- Comm		ascode Stage.
Unit –		SUBMICRON CIRCUIT DESIGN	Periods	9
		OS process flow, Capacitors and resistors, Current mirror	ors, Digital Circ	uit Design, Delay
		ers- OP Amp parameters and Design.	p	
Unit – I		DATA CONVERTERS	Periods	9
		of Sample and Hold- Digital to Analog Converters- architect		•
Integral N	Von line	earity-Voltage Scaling-Cyclic DAC-Pipeline DAC-Analog	to Digital Convert	ers- architecture
– Flash A	DC-Pi	peline ADC-Differential Non linearity-Integral Non linearit	y.	
Unit – l		SNR IN DATA CONVERTERS	Periods	9
		NR of Data Converters- Clock Jitters- Improving Using	Averaging – Dec	imating Filters for
		s and High Pass Sinc Filters- Interpolating Filters for DAC.		
Unit –		SWITCHED CAPACITOR CIRCUITS	Periods	9
		order low pass Circuit, Switched capacitor Amplifier, Switch	ned Capacitor Inte	grator
Interconn	ects, P	hase locked loops, Delay locked loops.		
			Total Periods	45
Reference	S			
1.	Vine	eethaP.Gejji, "Analog and Mixed Mode Design", Prentice I	Hall, 1st Edition,	2011
2.	Jeya	Gowri, "Analog and Mixed Mode Design", Sapna Publishin	g House 2011.	
3.	R. Ja	acob Baker, "CMOS Mixed-signal circuit design", Wiley In	ndia, IEEE press, 1	reprint 2008.
E-Resourc	es			
E1	http:	s://nptel.ac.in/syllabus/117101006/Prof.D.K.Sharma		
E2	http:	s://nptel.ac.in/courses/117101006/CO-ORDINATED BY: I	IT BOMBAY	***************************************
FURTHE	R REA	DINGS:		
1.	Rudy	V. Deplassche, "CMOS Integrated ADCs and DACs", Spr	inger, Indian editi	on, 2005
2.		adRazavi, "Design of analog CMOS integrated circuits", Mo		

BoS Chairman,
Faculty of Electronics and Communication Engineering,
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.



VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN

(Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205



Programme	M.E.	Prograi	nme Co	de		205	Regulation	20)23				
Department	i .	DESIGN / ELECTI MUNICATION EN			•		Semester		-				
Course Code	,	Course Name	Perio	ds Per	Week	Credit	Max	imum Mar	ks				
Course Code	•	ourse name	L	T	P	С	CA	ESE	Total				
P23VDE12	Nano	Electronics	3	0	0	3	40	60	100				
Course Objective	•	 The main objective of the course is To acquire knowledge about fundamental quantum mechanics. To study about architecture and operations of different nanostructures. To comprehend the low dimension, high speed and low power design techniques and methodologies. To study photonic networks. To study about the data transmission, interfaces and Displays in Nano Electronics 											
		nd of the course, the s	tudent sl	ould b	e able t	0		Knowledge					
	CO1: C	omprehend fundame	ntal qua	ntum n	nechani	ics.		K-	4				
Course	CO2:St	udy about architectures.	re and o	peration	ns of di	ifferent N	Iano	K	2				
Outcome		omprehend the low on the comprehend of the comprehend the comprehend of the comprehe			speed	and low	power	K	4				
		nderstand data transi			ues.			K	2				
	CO5:St	O5:Study about the data transmission, interfaces and Displays in K2 K2											
		-	ambinio				• •	K	2				

Cos														CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3	
CO1	3	3	2	2				1					3			
CO 2	3	3	2	2				2					3			
CO 3	3	3	3	2				2					3			
CO 4	3	3	3	2				2					3	2		
CO 5	3	3	3	2										2		

Course Assessment Methods

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar
- 3. End-Semester examinations

Indirect

1. Course – end survey

Content of the syllabus



59

Faculty of Electronics and Communication Engineering.
Vivekanandha Coilege of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.

Film Deposition Methods – Lithography- Material removing techniques – Etching and Chemi Mechanical Polishing – Scanning Probe Techniques. Unit – II CARBON NANO STRUCTURES Periods 9 Carbon Clusters – Carbon Nano tubes – Fabrication – Electrical, Mechanical and Vibrational Properties Applications of Carbon Nano tubes. Unit – III LOGIC DEVICES Periods 9 Silicon MOSFET's – Novel materials and alternative concepts – Ferroelectric Field Effect Transistors – Super conductor digital electronics – Carbon Nano tubes for data processing. Unit – IV RANDOM ACCESS MEMORIES AND MASS STORAGE DEVICES High Permittivity material for DRAM's – Ferro electric Random Access memories – Magneto- resis RAM- Hard Disk Drives – Magneto Optical Disks – Rewriteable DVDs based on Phase Change Materia Holographic Data Storage. Unit – V DATA TRANSMISSION AND INTERFACES Periods 9 Photonic Networks – Microwave Communication System – Liquid Crystal Displays – Organic Light emitting diodes. Total Periods 45 References
Unit - II CARBON NANO STRUCTURES Periods 9
Carbon Clusters – Carbon Nano tubes – Fabrication – Electrical, Mechanical and Vibrational Properties Applications of Carbon Nano tubes. Unit – III LOGIC DEVICES Periods 9 Silicon MOSFET's – Novel materials and alternative concepts – Ferroelectric Field Effect Transistors – Super conductor digital electronics – Carbon Nano tubes for data processing. Unit – IV RANDOM ACCESS MEMORIES AND MASS STORAGE DEVICES Periods 9 High Permittivity material for DRAM's – Ferro electric Random Access memories – Magneto- resis RAM- Hard Disk Drives – Magneto Optical Disks – Rewriteable DVDs based on Phase Change Materia Holographic Data Storage. Unit – V DATA TRANSMISSION AND INTERFACES AND DISPLAYS Periods 9 Photonic Networks – Microwave Communication System – Liquid Crystal Displays – Organic Light emitting diodes.
Applications of Carbon Nano tubes. Unit – III LOGIC DEVICES Periods 9 Silicon MOSFET's – Novel materials and alternative concepts – Ferroelectric Field Effect Transistors – Super conductor digital electronics – Carbon Nano tubes for data processing. Unit – IV RANDOM ACCESS MEMORIES AND MASS STORAGE DEVICES High Permittivity material for DRAM's – Ferro electric Random Access memories – Magneto- resis RAM- Hard Disk Drives – Magneto Optical Disks – Rewriteable DVDs based on Phase Change Materia Holographic Data Storage. Unit – V DATA TRANSMISSION AND INTERFACES AND DISPLAYS Photonic Networks – Microwave Communication System – Liquid Crystal Displays – Organic Light emitting diodes.
Unit - III LOGIC DEVICES Periods 9
Super conductor digital electronics – Carbon Nano tubes for data processing. Unit - IV
Super conductor digital electronics – Carbon Nano tubes for data processing. Unit - IV
High Permittivity material for DRAM's – Ferro electric Random Access memories – Magneto- resis RAM- Hard Disk Drives – Magneto Optical Disks – Rewriteable DVDs based on Phase Change Materia Holographic Data Storage. Unit – V DATA TRANSMISSION AND INTERFACES AND DISPLAYS Periods 9 Photonic Networks – Microwave Communication System – Liquid Crystal Displays – Organic Light emitting diodes.
RAM- Hard Disk Drives – Magneto Optical Disks – Rewriteable DVDs based on Phase Change Materia Holographic Data Storage. Unit – V DATA TRANSMISSION AND INTERFACES AND DISPLAYS Photonic Networks – Microwave Communication System – Liquid Crystal Displays – Organic Light emitting diodes. Total Periods 45
Photonic Networks – Microwave Communication System – Liquid Crystal Displays – Organic Light emitting diodes. Total Periods 45
emitting diodes. Total Periods 45
Neiter endes
1. Rainer Waser, "Nano Electronics and Technology", Wiley VCH, 2003.
The series, in the determination of the series of the series and the series of the ser
C.Wasshuber, Simon, "Simulation of Nano Structures Computational Single-Electronics", Springer- Velag, 2001.
4. Rainer Waser, "Nano Electronics and information technology advanced electronic materials and novel devices", Wiley –VcHVerlagGmBh-KgaH, Germany, 2005.
5. M. Mark Reed and Takhee Lee, "Molecular Nano Electronics", American Scientific Publish California, 2003.
E-Resources
E1 https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-701-introduction nanoelectronics
-: -: -: -: -: -: -: -: -: -: -: -: -: -

Bos Chairman,
Faculty of Electronics and Communication Engineering,
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.



VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN



(Autonomous Institution, Affiliated to Anna University, Chennai)

Elavamnalavam Tiruchengode – 637 205

		Elayampalayam, Tiruchengode – 637 205											
Programme	M.E.		Progra	mme C	ode	205	Regulation	1 2	023				
Department	l .	DESIGN / ELECTRO MUNICATION ENGI					Semester		-				
Course Code		Course Nome	Period	s Per W	eek	Credit	Maxi	mum Ma	rks				
Course Code		Course Name	L	Т	P	C	CA	ESE	Total				
P23VDE13	Proce Contr	ssors and Embedded ollers	3	0	0	3	40	60	100				
Course Objective	The ma	To understand Basics formats To understand RISC a To acquire knowledge To understand the cor and Programming skil To understand the cor	of Micro and CISO about A acepts of lls.	C archit ARM pr 32 bit	ectur ocess Free	e and eva sors and (scale Col	luation CPU cores. d Fire Proces	·	ta				
Course Outcome	CO1:As CO2:Le CO3:Us for vari CO4:As analysis	nd of the course, the stud- nalyze the different types earn about instruction Sonderstand and analysis a ous industry based applipply knowledge in c prostate functions of periph	ent shou of Arch et for dif about the lications ogrammi erals in	Id be ab itecture ferent a Assem ng with Cold fin	ole to surchitably l code	ectures anguage les warrior	Program	K2	4 5 2				
	CO5:Ui	nderstand Tools and sof	tware re	lated to	ınter	tacing		K2	2				

Cos	(3/2	2/1 indi	cates str	ength o	CO / Po f correla Progran	ition) 3-	Strong,		lium, 1 -	- Weak			CO/I Map PSOs	ping		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3	
CO 1	3	3	3	2							2	2	3	3		
CO 2	3	3	3	2			1						2	2		
CO3	3	3	3	2									3			
CO 4	3	3	3	2										2		
CO 5	3	3	2	2										2		

Course Assessment Methods

Direct

Pre-requisites

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar
- 3. End-Semester examinations

Indirect

1. Course – end survey

Content of the syllabus

BoS Chairman,

Faculty of Electronics and Communication Engineering. Vivekanandha College of Engineering for Women (Autonomous), Tiruchengode, Namakkal - 637 205. 61

Unit –	<u> I</u>	MICROPROCESSOR ARCHITECTURE	Periods	9
file Cach	ne –V Hazar	 Data formats – Instruction formats – Addressing modes - irtual memory and paging – Segmentation – Pipelining ds Instruction level parallelism – reduced instruction set – ISC properties – RISC evaluation – On-chip register files ver 	- The instruction Computer princ	on pipeline – tiples – RISC
Unit –	II	HIGH PERFORMANCE CISC ARCHITECTURE :PENTIUM	Periods	9
Super sca unit-prot interrupts	alar an ected s—Inpu	nodel – functional description – CPU pin descriptions – RIST chitecture – pipe lining – Branch prediction – The instruct mode operation – Segmentation – paging – Protection at /Output – Virtual 8086 model – Interrupt processing sor flags– Instruction set-programming the Pentium process	tion and caches - multitasking - -Instruction type	 Floating point Exception and
Unit – 1		HIGH PERFORMANCE RISC ARCHITECTURE: ARM	Periods	9
The ARN The ARN	A arch A insti	itecture — ARM assembly language program — ARM organuction set — The thumb instruction set — ARM CPU cores.	ization and impl	ementation –
Unit – 1	IV	FREE SCALE COLDFIRE 32 BIT PROCESSOR	Periods	9
instruction	ıs, Ex	ColdFire Core, User and Supervisor Programming Mod ceptions and Interrupt controller, EMAC, - TheMCF5223 SDRAM controller, Flex CAN, Fast Ethernet Controller US	X Microprocesso	modes, Special or- The 5223X
Unit –	V	FREE SCALE COLDFIRE 32 BIT ROCESSOR, PROGRAMMING	Periods	9
Tools ar and CAl	nd Sof N inte	tware – Interfacing SDRAM and Flash to Cold Fire Process rfacing – C programming examples with Code Warrior tools	or - UART, US	B, Ethernet
T) C			Total Periods	45
References		iel Tabak, "Advanced Microprocessors", McGraw Hill,200		
2.		ames Antonakos, "The Pentium Microprocessor", Pearson E		
3.	Mu	nirBannaoura, Rudan Bettelheim and Richard Soja, "ColdFin rocontrollers", AMT Publishing 2007	· ·	ors and
4.	Stev	re Furber, "ARM System -On Chip Architecture", Addison	Wesley, 2000	
5.	S.P.	Das, "Microcontrollers and Applications", NPTEL Courses	vare, 2004.	
E-Resource	es			
E1	http	s://swayam.gov.in/		
E2	http:	s://www.youtube.com/watch?v=cevi6eWMVdE		



Faculty of Electronics and Communication Engineering.

Vivekanandha College of Engineering
for Women (Autonomous),

Tiruchengode, Namakkal - 637 205.

		KANANDHA COLL tonomous Institution, Elayampala	Affilia	ted to	Anna U	Iniversity	,Chennai)	N A					
Programme	M.E.	Program	nme Coo	le		205	Regulation	2	023				
Department		DESIGN / ELECTR MUNICATION EN					Semester		-				
Course Code	(Course Name	Period	ls Per		Credit		mum Ma					
Course code			L	T	P	С	CA	ESE	Total				
P23VDE14	Digita with F	l System Design PGA	3	0	0	3	40	60	100				
Course Objective	The ma	 he main objective of the course is To study PLDs and system design concepts. To understand the concept of PCB Design and Design Languages. To study about Digital Logic Design with VHDL & Verilog. To study the general concepts in Testing. To study the system level Design with case study. 											
		nd of the course, the st						Knowled	ge Level				
	CO1:Id	entify the various cha	llenges	in CPI	LD and	FPGA		H	ζ2				
Course Outcome	languag CO3: U CO4: A	D1:Identify the various challenges in CPLD and FPGA C2: Understand and recognize PCB design techniques and design inguages used for system design. C3: Understand to write hardware coding using VHDL& Verilog. C4: Analyze testing of electronic systems. C5:Designing of circuits for various projects using FPGA K2 K3											
Pre-requisites													

Cos	(3/2	2/1 indi	cates sti	ength o	CO / Po f correla Progran	ition) 3-	Strong,		fium, 1	- Weak	ζ		CO/I Map PSOs	ping	
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	2	2									2	2	
CO 2	3	3											3	2	
CO 3	3	3	2	3									2	2	
CO 4	3	3			2								2	2	
CO 5	3	3	2										2	2	

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar
- 3. End-Semester examinations

Indirect

1. Course - end survey

Content of the syllabus



Faculty of Electronics and Communication Engineering.

Vivekanandha College of Engineering
for Women (Autonomous),

Tiruchengode, Namakkal - 637 205.

63

Unit –		PROGRAMMABLE LOGIC DEVICES & SYSTEM DESIGN CONCEPTS	Periods	9
Program Program Product Software	mable mable Devele Co-I ng- Sy	History of Digital Logic- Programmable Logic versus Logic -PLD Configuration Technologies - Progra Logic Design Methods and Tools - Technology Trend opment Process versus Concurrent Engineering Process- G Design- Electronic System-Level Design - Digital Input stem Reset-System Clock- Power Supplies- Power Manag ckage.	mmable Log ls.System Des ajski-Kuhn Cl t/Output- Para	ic Vendors – ign: Sequential nart- Hardware- llel and Serial
Unit –	II	PCB DESIGN & DESIGN LANGUAGES	Periods	9
Designs -	Techno	B concept- Design, Manufacture, and Testing- Environr ology Trends. Design Languages: Software Programming L CE-System C-System Verilog- Mathematical Modeling Tod	anguages- Hai	Case Study PCB dware Description
Unit – 1		DIGITAL LOGIC DESIGN WITH VHDL AND VERILOG	Periods	9
Introduc Unsigne	tion to	o VHDL& Verilog- Combinational Logic Design- Sequences Signed Arithmetic- Testing the Design: Test Bench.	ential Logic D	esign- Memories-
Unit – 1		TESTING THE ELECTRONIC SYSTEM	Periods	9
Introduct Software	tion- l		ng- Boundary	Scan Testing-
Unit –		SYSTEM LEVEL DESIGN	Periods	9
Introduct time clo Translati	ck. Ca	Electronic System-Level Design- Arithmetic Circuit Desi ase Study 1: DC Motor Control- Case Study 2: Digital	gns-Traffic lig Filter Design	tht controller-Real - Automating the
D.C.	·	7	Total Periods	45
References		Grout, "Digital Systems Design with FPGAs and CPLDs", I	Floorian 2009	
2.		haramanRamachandran "Digital VLSI systems Design", Sp		
3.	Cem	nunsala& bora Tar,"Digital System Design with FPGA : Implog,Mc-Graw Hill 2017		sing VHDL and
4.		ir Palnitkar, "Verilog HDL", Pearson Education, 2 nd Edition	n, 2004.	
5.		Volf, "FPGA- based System Design", Pearson, 2004		
E-Resource				
E1	https	s://swayam.gov.in/		
E2	https	s://www.youtube.com/watch?v=k2xJtdLM50c		

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.



VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN

(Autonomous Institution, Affiliated to Anna University , Chennai) Elayampalayam, Tiruchengode $-\,637\,205$



SWPOWERS		Liuyumpar	ayam, 1	i ii uoiic	ngoue	057 20	5		bross				
Programme	M.E.	Program	me Co	de		205	Regulation	2	023				
Department	1	DESIGN / ELECTRO IUNICATION ENG					Semester						
Course Code		Course Name	Perio	ds Per	Week	Credit	Max	imum Ma	rks				
Course Code		Course maine	L	T	P	С	CA	ESE	Total				
P23VDE15		ch and Audio al Processing	3	0	0	3	40	60	100				
Course Objective	•	 To understand audio coding based on transform coders. To study time and frequency domain speech processing methods 											
Course Outcome	CO1: S CO2: A CO3: U CO4:St	To study the prediction of the course, the strategy the fundamental canalyze various M-bar (inderstand audio coding addy time and frequency inderstand the predictive means).	udent shoncepts and filter g based cy doma	nould be of spectured of specture of spect	e able to ech and for auc sform c	o audio sig dio codin coders.	gnals. g. methods	Knowledg k k k	ge Level 72 74 74 75 75 75 75 75 75 75 75 75 75 75 75 75				
Pre-requisites	uigoriui.								· · · · · · · · · · · · · · · · · · ·				

Cos	(3/2	2/1 indi	cates sti	ength o	CO / P f correla Progran	ition) 3-	Strong,		lium, 1	- Weak			CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	3	2									3		
CO 2	3	3	3	2									3	2	
CO 3	3	3	3	2									3	2	
CO 4	3	3	3	2										2	
CO 5	3	3	3	2	1									2	

Course Assessment Methods

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar
- 3. End-Semester examinations

Indirect

1. Course – end survey

Content of the syllabus

65



Faculty of Electronics and Communication Engineering.

Vivekanandha College of Engineering
for Women (Autonomous),

Tiruchengode. Namakkal - 637 205.

T T •	-			
Unit -	~~~	MECHANICS OF SPEECHANDAUDIO	Periods	9
		Review of Signal Processing Theory-Speech production r		
		te time Modeling of Speech production – Classification		
		onetic and Phonemic alphabets – Articulatory features. Abso		
		Simultaneous Masking, Masking-Asymmetry, and th		
		asking – Perceptual Entropy – Basic measuring philosoph		
quality.	ai testii	ng – The perceptual audio quality measure (PAQM) – Co	gnitive effects	in judging audio
Unit –	TY	TIME EDECHIENCY AND VICE DIFFER	To : 1	
Unit -	- 11	TIME-FREQUENCY ANALYSIS: FILTER BANKSANDTRANSFORMS	Periods	9
Introduct	ion – A	Analysis-Synthesis Framework for M-band Filter Banks- I	Filter Banks fo	or Audio Coding:
		rations – Quadrature Mirror and Conjugate Quadrature Filt		
		Banks – Cosine Modulated "Pseudo QMF" M-band Ban		
		(PR) M-band Banks and the Modified Discrete Cosine		
		crete Cosine Transform – Pre-echo Distortion- Pre-echo Cor		
Unit –		AUDIO CODING ANDTRANSFORM CODERS	Periods	9
		Coding – Lossy Audio Coding – ISO-MPEG-1A, 2A, 2A		
		ng in the Frequency Domain – Perceptual Transform Co		
		CNET Coders – Adaptive Spectral Entropy Coding –Difference DCT – id N. C.	•	
Dr i Noi:	se Suos	stitution –DCT with Vector Quantization –MDCT with Vect	or Quantizatio	on
Unit –		TIME AND FREQUENCY DOMAIN METHODS FORSPEECHPROCESSING	Periods	9
Time don	main p	arameters of Speech signal - Methods for extracting the	parameters :	Energy, Average
Magnitud	le – Ze	ero crossing Rate - Silence Discrimination using ZCR a	nd energy Sh	ort Time Fourier
analysis -	- Form	ant extraction - Pitch Extraction using time and frequency	domain metho	ds Homomorphic
Speech A	nalysis	: Cepstral analysis of Speech - Formant and Pitch Estimation	n – Homomor	phic Vocoders
Unit –	- V	PREDICTIVE ANALYSISOFSPEECH	Periods	9
Formulat	ion of I	Linear Prediction problem in Time Domain - Basic Principle	e – Auto corre	lation method
		ethod – Solution of LPC equations – Cholesky method – Du		
		mation and solutions – Comparison of different methods – A		
		using LPC parameters – Formant analysis – VELP – CELP		•
			Total Periods	45
Reference				
1.	Ben C Perce	Gold, Nelson Morgan, Dan Ellis, "Speech and Audio Signal ption of Speech and Music", Wiley and Sons, 2011.	Processing: Pr	ocessing and
2.	L.R.F	Labiner and R.W.Schaffer, "Digital Processing of Speech Signature and R.W.Schaffer,"	gnals", Prentic	e Hall, 2003.
3.	Mark	Kahrs, Karlheinz Brandenburg, Kluwer, "Applications of Docustics", Academic Publishers		
4.	T	Zölzer, "Digital Audio Signal Processing", Second Edition,	A John Wiley	& sons Ltd
E-Resourc				
E1		s://nptel.ac.in/courses/117105145/, Course Co-ordinated By	: IIT Kharagp	ur
E2	http:	//homes.esat.kuleuven.be/~dspuser/dasp/material.html		



66

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering for Women (Autonomous),
*Tiruchengode. Namakkal - 637 205.



VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN

(Autonomous Institution, Affiliated to Anna University , Chennai) Elayampalayam, Tiruchengode – $637\ 205$



The season and the se		Elayampalayam, Tiruchengode – 637 205												
Programme	M.E.	Program	nme Coo	de		205	Regulation	2	2023					
Department		ESIGN / ELECTRO IUNICATION ENG				S	emester							
Course Code		Course Name	Perio	ds Per	Week	Credit		mum Ma						
			L	T	P	C	CA	ESE	Total					
P23VDE16	Interne Applica	t of Things and ations	3	0	0	3	40	60	100					
		in objective of the co	urse is	J	I	L								
	-	To understan	nd the fu	ındame	entals o	f Internet	of Things							
Course		• To learn about the basics of IOT protocols												
Objective	To build a small low cost embedded system using Raspberry Pi.													
	To apply the concept of Internet of Things in the real world scenario													
	To Analyze applications of IoT in real time scenario													
	At the e	nd of the course, the st	udent sh	ould b	e able to	0		Knowled	ge Level					
	CO1:A	nalyze various protoco	ols for I	οΤ	***************************************			F	ζ4					
Course	CO2: D	evelop web services t	to acces	s/conti	ol IoT	devices.		ŀ	ζ3					
Outcome	CO3:De	esign a portable IoT us		ŀ	ζ3									
	CO4 : D	eploy an IoT applicat		ŀ	ζ3									
	CO5: Analyze applications of IoT in real time scenario K4													
Pre-requisites														

Cos	(3/2	2/1 indi	cates str	ength o	CO / Po f correla Progran	ition) 3-	Strong,		lium, 1	- Weak	I		CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	2	2									3		
CO 2	3	3	2	2									3	2	
CO 3	3	3	2	2									3	2	
CO 4	3	3	2	2									3	2	
CO 5	3	3	2	2										2	

Course Assessment Methods

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar
- 3. End-Semester examinations

Indirect

1. Course - end survey



Faculty of Electronics and Communication Engineering Vivekanandha Coilege of Engineering for Women (Autonomous), Tiruchengode, Namakkal - 637 205.

67

Content of	f the sy	llabus						
Unit -		INTRODUCTION TO 10T	Periods	9				
		ngs - Physical Design- Logical Design- IoT Enabling						
		emplates - Domain Specific IoTs - IoT and M2M - I	oT System M	lanagement with				
NETCON	VF-YA	NG- IoT Platforms Design Methodology						
Unit –		IoT ARCHITECTURE	Periods	9				
		ETSI architecture - IETF architecture for IoT - OGC archit						
		el - information model - functional model - communi	ication model	- IoT reference				
architectu	are							
Unit –		IoT PROTOCOLS	Periods	9				
		rdization for IoT - Efforts - M2M and WSN Protocols -						
Unified I	Data Sta	andards - Protocols - IEEE 802.15.4 - BACNet Protocol -	Modbus-Zigb	ee Architecture –				
		6LowPAN - CoAP - Security.						
Unit -	IV	BUILDING IoT WITH RASPBERRY PI , FPGA & ARDUINO	Periods	9				
Building	IOT w	ith RASPERRY PI- IoT Systems - Logical Design using Py	ython – IoT Ph	ysical Devices &				
		Device -Building blocks -Raspberry Pi -Board - Linux of						
		ramming Raspberry Pi with Python - Actel ACT -Xilinx						
		7000 - Altera MAX 9000 - Altera FLEX -Arduino.						
Unit -	V	CASE STUDIES AND REAL-WORLD APPLICATIONS	Periods	9				
Commerc Managem	cial bui nent To	gn constraints - Applications - Asset management, Industrial Iding automation, Smart cities - participatory sensing - Data tols for IoT Cloud Storage Models & Communication APIs provided for IoT.	Analytics for l	IoT – Software &				
Amazon	Web St	ervices for IoT.	r-tal Daviada	15				
Reference			Total Periods	45				
1.	Arsl	ndeepBahga, Vijay Madisetti, "Internet of Things – A hands	-on approach",	Universities				
2.		Dieter Uckelmann, Mark Harrison, Michahelles, Florian (Eds), "Architecting the Internet of Things", Springer, 2011.						
3.	Honbo Zhou, "The Internet of Things in the Cloud: A Middleware Perspective", CRC Press, 2012.							
4.	Jan Ave	Ho" ller, VlasiosTsiatsis , Catherine Mulligan, Stamatis , Ka sand. David Boyle, "From Machine-to-Machine to the Inter Age of Intelligence", Elsevier, 2014.						
5.	Oliv	rier Hersent, David Boswarthick, Omar Elloumi, "The Inter Protocols", Wiley, 2012	net of Things -	- Key applications				
E-Resourc								
E1	https	s://nptel.ac.in/courses/108108098/4CO-ORDINATED BY :	IISC BANGA	LORE				
E2	https://nptel.ac.in/courses/106105166/CO-ORDINATED BY: IIT KHARAGPUR							

BoS Chairman,
Faculty of Electronics and Communication Engineering Vivekanandha College of Engineering for Women (Autonomous),

Tiruchengode, Namakkal - 637 205.



VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN

(Autonomous Institution, Affiliated to Anna University , Chennai) Elayampalayam, Tiruchengode $-637\ 205$



A Company of the Comp	Elayampalayam, Tiruchengode – 637 205							\$50				
Programme	M.E.	2023										
Department	1		Programme Code 205 Regulation ECTRONICS AND Semester N ENGINEERING Semester					ter				
Course Code	Course	Perio	ds Per	Week	Credit	Max	imum M	arks				
Course Code	Course	ivaine	L	T	P	С	CA	ESE	Total			
P23VDE17	Soft Compu	ting	3	0	0	3	40	60	100			
Course Objective	To stTo usTo gs	 To understand the concept of optimization techniques. To gain insight onto Neuro Fuzzy modeling and control. To know about the components and building block hypothesis of Genetic 										
	At the end of the		Knowledge Level									
	CO1: Summar networks.	K2										
Course	CO2: Classify		K3									
Outcome	CO3: Identify the various soft computing problems and solve using optimization techniques.								К3			
	CO4: Categori Feedback contr		s the da	ta usin	g cluster	ing algo	rithm and	К3				
	CO5: Write G	K2										

Cos	(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak											CO/PSO Mapping PSOs			
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	3	2									3	2	
CO 2	3	3	3	2									3	3	
CO 3	3	3	3	2									3	3	
CO 4	3	3	2	2										2	
CO 5	3	3	2	2										3	

Course Assessment Methods

Direct

Pre-requisites

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar
- 3. End-Semester examinations

Indirect

1. Course - end survey



69

Faculty of Electronics and Communication Engineering
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.

Conten	t of the sy	llabus		
Uni	it – I	BASICS OF SOFT COMPUTING AND NEURAL NETWORKS	Periods	9
Evoluti	on of Net	nputing: Soft Computing Constituents, From Conventional A ral Networks – Basic Models of ANN – Weights – Bias or – Vigilance Parameter – McCulloch – Pitts Neuron – Line	- Threshold -	- Learning Rate -
Uni	t – II	FUZZY SET THEORY	Periods	9
Exter Suge	nsion prin no, Tsuka	roduction, MF Formulation and parameterization, Fuzzy ciple, Fuzzy relations, If-Then rules and reasoning Fuzzy Inmoto Fuzzy models.	rules and Fu terference syst	zzy reasoning- ems-Mamdani,
	-III	OPTIMIZATION	Periods	9
meth Rand	od, Step-s om search	ed optimization-Descent methods, Method of steepest desce ize determination; Derivative free optimization- Genetic alg , Downhill search.	orithm, Simula	ated annealing,
	-IV	ADVANCED NEURO-FUZZY MODELLING	Periods	9
cluste ident	ering, Fuz	and regression trees-Decision tress, Cart algorithm-Data cluzy C-means clustering, Mountain clustering, Subtractive Nuero Fuzzy control.	clustering-Ru	lebase structure
	t-V	GENETIC ALGORITHM	Periods	9
Space	e – Simple	kground – Traditional Optimization and Search Techniques GA – General Genetic Algorithm – Operators – Stopping G	Condition – Co	orithm and Search nstraints.
Referen	1005		Total Periods	45
1.	Jang (Sin	J.S.R.,SunC.TandMizutaniE,"NeuroFuzzyandSoftcomputingapore) 2012.	g",Pearson edu	ıcation
FURTI	HER REA	DINGS:		
١.		, —Artificial Intelligence and Intelligent Systemsl, Oxford	-	•
2.	Timothy J	.Ross, —Fuzzy Logic with Engineering Applications, McC	Fraw-Hill, 2011	
3.	Elaine Ric Comp., N	h & Kevin Knight, —Artificial Intelligence, Second Edition www.Delhi,2006	ı∥, Tata Mcgrav	w Hill Publishing
4.	Timothy	J.Ross, "Fuzzy Logic Engineering Applications", McGrawl	Hill,NewYork,	1997
E-Resou	ırces			
E1	http:	//www.cs.rpi.edu/courses/fall01/soft-computing/		
E2	https	://nptel.ac.in/courses/106105173/, Course Co-ordinated by	: IIT Kharagpu	r

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.



VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN

(Autonomous Institution, Affiliated to Anna University , Chennai) Elayampalayam, Tiruchengode – $637\ 205$



Programme	M.E.		Τ	2023							
Department	1	DESIGN / ELECTROIUNICATION ENG					Semester	on 2023 er			
Course Code		Perio	ds Per	Week	Credit	Maxi	mum M	arks			
Course Code		Course Name	L	T	P	С	CA	ESE	Total		
P23VDE18	Netwo	rks on Chip	3	0	0	3	40	60	100		
	The ma	in objective of the co	ourse is								
	•	 To learn the basic concepts of NoC design by studying the topologies. 									
Course	• To identify the types of fault and study the testing methods for fault rectification.										
Objective	To study the Energy and Power Issues in NoC.										
	To learn the different architecture design for on chip networks										
	To study the on chip communication and protocols of 3D NoC.										
	At the e	Knowledge Level									
G	CO1:Ui		K2								
Course Outcome	CO2:Ai			K4							
Outcome	CO3:Analyze Energy and Power Issues in NoC								K4		
	CO4:Co		K4								
	CO5:Understand the three dimensional networks-on-chip architectures								K2		
Pre-requisites											

Cos	(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak												CO/PSO Mapping PSOs			
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO	PSO	PSO 3	
CO 1	3	3	3	2					<u> </u>	1	† <u>^</u>		3		ļ <u> </u>	
CO 2	3	3	3	2									3	3	1	
CO 3	3	3	3	2									3	3		
CO 4	3	3	2	2									2	2		
CO 5	3	3	2	2		i i										

Course Assessment Methods

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar
- 3. End-Semester examinations

Indirect

1. Course – end survey

Content of the syllabus



Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.

71

Unit –	INTRODUCTION TO NOC		Periods	9				
Introducti	on to Network layers and	Network Architecture; Intercon	nection Networ	ks in Network-on-				
		echniques - Routing Strategies - I	Flow Control P	rotocol Quality-of-				
Service S								
Unit – I		Periods	9					
		ormal Verification of Communica						
and Fault	Colerance for Networks-on-Chi	p Infrastructures-Monitoring Serv	vices for Netwo	rks-on Chips.				
Unit – I		OWER ISSUES OF NOC	Periods	9				
Energy an	l Power Issues in Networks-on	-Chips-The CHAIN works Tool S	Suite: A Comple	ete Industrial				
Design Fl	w for Networks-on-Chips							
Unit – I	MICRO-ARCHITE	CTURE OF NOC ROUTER	Periods	9				
Baseline	NOC Architecture – MICRO-	Architecture Exploration ViCha	R: A Dynamic					
		e Row-Column Decoupled Route						
_		ecture for On-Chip Networks. Exp		, ,				
	rchitectures	1	8					
Unit – '		OF NETWORK-ON-CHIP	Periods	9				
3D Netv	orks-on-Chips Architectures-	-A Novel Dimensionally deco	mposed Rout	er for On Chin				
		esource Allocation for QoS On-						
on-Chip P	otocols-On chip Processor Tra	ffic Modeling for Networks-on C	hip.					
			Total Periods	45				
Reference								
1.	ChrysostomosNicopoulos, Vijaykrishnan Narayanan, Chita R.Da, "Networks-on – Chip Architectures a Holistic Design Exploration", Springer.2009.							
2.		ttopadhyay, —Network-on-Chip:	The Next Gene	eration of				
	System-on-Chip Integration,							
Fayezgebali, Haythamelmiligi, HqhahedWatheq E1-Kharashi, "Networks-on-Chips Theory and Practice," CRC Pres, 2009.								
4.	Variational Total and Variational ID-decision 2D and 2D N 4 1 Clin A 114 2							
5.	Palesi, Maurizio, Daneshtalal	o, Masoud "Routing Algorithms in	n Networks-on-	Chip" 2014				
E-Resource	S							
E1	https://nptel.ac.in/courses/11	7105137/54CO-ORDINATED BY	: IIT KHARA	GPUR				
	https://pptel.ac.in/courses/106	5103183/22CO-ORDINATED BY	Z. HT CHIMAL	IATI				



Bos Chairman,
Faculty of Electronics and Communication Engineering. Vivekanandha College of Engineering for Women (Autonomous), Tiruchengode. Namakkal - 637 205.



VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University, Chennai) Elayampalayam, Tiruchengode – 637 205



Programme M.E. Programme Code 205 Regulation 2023										
Department COMMUNICATION ENGINEERING	Programme	M.E.		Pro	gramm	e Code	205	Regulation		2023
				ONICS	AND			Semester		
P23VDE19 ARM processor and architecture The main objective of the course is To apply the concepts of architecture and assembly language programming of ARM Processor. To compare the concepts of architectural support for high level language and memory hierarchy. To learn the software design and memory management. To study the concepts of architectural support for operating system To understand the concept of ARM Co-processor interface. At the end of the course, the student should be able to CO1: Understand the different types of ARM architectures. CO2: Analyze about the assembly language program for various industry based applications CO3: Understand the concept of ARM Co-Processor Interface K2 CO4:Describe the general architecture of ARM CO5: Understand the applications of ARM Processors. K2						Week	Credit	Maxi	mum N	larks
The main objective of the course is To apply the concepts of architecture and assembly language programming of ARM Processor. To compare the concepts of architectural support for high level language and memory hierarchy. To learn the software design and memory management. To study the concepts of architectural support for operating system To understand the concept of ARM Co-processor interface. At the end of the course, the student should be able to CO1: Understand the different types of ARM architectures. K4 CO2: Analyze about the assembly language program for various industry based applications CO3: Understand the concept of ARM Co-Processor Interface K2 CO4: Describe the general architecture of ARM CO5: Understand the applications of ARM Processors.	Course Code	1	Course Name	L	Т	P	С	CA	ESE	Total
Course Objective To apply the concepts of architecture and assembly language programming of ARM Processor. To compare the concepts of architectural support for high level language and memory hierarchy. To learn the software design and memory management. To study the concepts of architectural support for operating system To understand the concept of ARM Co-processor interface. At the end of the course, the student should be able to CO1: Understand the different types of ARM architectures. K4 CO2: Analyze about the assembly language program for various industry based applications CO3: Understand the concept of ARM Co-Processor Interface K2 CO4: Describe the general architecture of ARM K4 CO5: Understand the applications of ARM Processors.	P23VDE19	archit	ecture		0	0	3	40	60	100
Course Objective To compare the concepts of architectural support for high level language and memory hierarchy. To learn the software design and memory management. To study the concepts of architectural support for operating system To understand the concept of ARM Co-processor interface. At the end of the course, the student should be able to CO1: Understand the different types of ARM architectures. CO2: Analyze about the assembly language program for various industry based applications CO3: Understand the concept of ARM Co-Processor Interface CO4: Describe the general architecture of ARM CO5: Understand the applications of ARM Processors. K2		The ma	ain objective of the co							
Course Objective To compare the concepts of architectural support for high level language and memory hierarchy. To learn the software design and memory management. To study the concepts of architectural support for operating system To understand the concept of ARM Co-processor interface. At the end of the course, the student should be able to CO1: Understand the different types of ARM architectures. CO2: Analyze about the assembly language program for various industry based applications CO3: Understand the concept of ARM Co-Processor Interface CO4: Describe the general architecture of ARM CO5: Understand the applications of ARM Processors. K2		• To	apply the concepts o	nguage progra	amming	g of ARM				
Objective memory hierarchy. To learn the software design and memory management. To study the concepts of architectural support for operating system To understand the concept of ARM Co-processor interface. At the end of the course, the student should be able to CO1: Understand the different types of ARM architectures. K4 CO2: Analyze about the assembly language program for various industry based applications CO3: Understand the concept of ARM Co-Processor Interface K2 CO4:Describe the general architecture of ARM CO5: Understand the applications of ARM Processors.										
Objective memory hierarchy. To learn the software design and memory management. To study the concepts of architectural support for operating system To understand the concept of ARM Co-processor interface. At the end of the course, the student should be able to CO1: Understand the different types of ARM architectures. K4 CO2: Analyze about the assembly language program for various industry based applications CO3: Understand the concept of ARM Co-Processor Interface K2 CO4:Describe the general architecture of ARM CO5: Understand the applications of ARM Processors.	G	- To	compare the concept	ts of arc	hitectu	ıral sun	nort for h	nigh level lang	niage a	nd
To learn the software design and memory management. To study the concepts of architectural support for operating system To understand the concept of ARM Co-processor interface. At the end of the course, the student should be able to CO1: Understand the different types of ARM architectures. K4 CO2: Analyze about the assembly language program for various industry based applications CO3: Understand the concept of ARM Co-Processor Interface K2 CO4:Describe the general architecture of ARM CO5: Understand the applications of ARM Processors. K2				is or are	*************	rus bup	P	8	, <i>6</i>	
To study the concepts of architectural support for operating system To understand the concept of ARM Co-processor interface. At the end of the course, the student should be able to CO1: Understand the different types of ARM architectures. K4 CO2: Analyze about the assembly language program for various industry based applications CO3: Understand the concept of ARM Co-Processor Interface K2 CO4:Describe the general architecture of ARM CO5: Understand the applications of ARM Processors. K2	Objective		• •		d man		nagamar	\t		
• To understand the concept of ARM Co-processor interface. At the end of the course, the student should be able to CO1: Understand the different types of ARM architectures. K4 CO2: Analyze about the assembly language program for various industry based applications CO3: Understand the concept of ARM Co-Processor Interface K2 CO4:Describe the general architecture of ARM CO5: Understand the applications of ARM Processors.				_		-				
Course Outcome At the end of the course, the student should be able to CO1: Understand the different types of ARM architectures. K4 CO2: Analyze about the assembly language program for various industry based applications CO3: Understand the concept of ARM Co-Processor Interface K2 CO4:Describe the general architecture of ARM CO5: Understand the applications of ARM Processors. K2		1	•				-			
Course Outcome CO2: Analyze about the assembly language program for various industry based applications CO3: Understand the concept of ARM Co-Processor Interface CO4:Describe the general architecture of ARM CO5: Understand the applications of ARM Processors. K4 K4 CO5: Understand the applications of ARM Processors.		• To	understand the conce	ept of A	RM C	o-proce	essor inte			
Course Outcome CO2: Analyze about the assembly language program for various industry based applications CO3: Understand the concept of ARM Co-Processor Interface CO4:Describe the general architecture of ARM CO5: Understand the applications of ARM Processors. K4 CO5: Understand the applications of ARM Processors.		At the e	end of the course, the	student	should	be able	e to	:	Knowle	edge Level
Outcome industry based applications CO3: Understand the concept of ARM Co-Processor Interface K2 CO4:Describe the general architecture of ARM CO5: Understand the applications of ARM Processors. K2		CO1: U	Inderstand the differe	nt types	of AR	M arch	itectures			K4
industry based applications CO3: Understand the concept of ARM Co-Processor Interface CO4:Describe the general architecture of ARM CO5: Understand the applications of ARM Processors. K2 K4	Course	CO2: A	Analyze about the asse	embly la	inguag	e progr	am for v	arious		K4
CO3: Understand the concept of ARM Co-Processor Interface K2 CO4:Describe the general architecture of ARM K4 CO5: Understand the applications of ARM Processors. K2	1	ir	ndustry based applicat	tions						
CO5: Understand the applications of ARM Processors. K2		CO3: U	Inderstand the concep	t of AR	М Со-	-Proces	sor Interi	face		K2
CO3: Understand the applications of Axial Processors.		CO4:D	escribe the general ar	chitectu	re of A	ARM				K4
Pre-requisites Pre-requisites		CO5: U	Inderstand the applica	ations o	f ARM	Proces	ssors.			K2
	Pre-requisites									

Cos	(3/2	2/1 indi	cates sti	ength o	f correla	O Mapp ition) 3- nme Ou	Strong,		lium, 1	- Weak	ζ		CO/I Map PSO:	ping	
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	3	2									3		
CO 2	3	3	3	2									3		
CO 3	3	3	3	2									3	2	
CO 4	3	3	3	2										2	
CO 5	3	3	3	2										2	

Course Assessment Methods

Direct

BoS Chairman,

an.

73

Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.

Continuous Assessment Test I, II & III Assignment and Seminar **End-Semester examinations** Indirect 1. Course – end survey Content of the syllabus Unit – I ARM ARCHITECTURE Periods Abstraction in hardware design - MU0 processor - Acorn RISC Machine - Architecture Inheritance - ARM programming model – ARM Development Tools – 3 and 5 Stage Pipeline ARM Organization – ARM Instruction Execution and Implementation – ARM Co-Processor Interface. Unit - II ARM ASSEMBLY LANGUAGE Periods 9 **PROGRAMMING** ARM Instruction Types - Data transfer, Data Processing and Control Flow Instructions - Multiply instructions-swap instructions-Co-Processor Instructions: Data transfers, Register transfers. ARCHITECTURAL SUPPORT FOR HIGH Unit - III Periods 9 LEVEL LANGUAGE AND MEMORY HIERARCHY Abstraction in software design - Data Types -expressions - Loops - Functions and Procedures - Conditional Statements – use of memory- Memory size and speed – On Chip Memory – Caches Design – an example – Memory management. ARCHITECTURAL SUPPORT FOR SYSTEM Unit - IV Periods DEVELOPMENT Advanced microcontroller bus Architecture(AMBA) - ARM memory Interface - ARM Reference Peripheral Specification- Hardware System Prototyping Tools - ARMulator - Debug Architecture ARCHITECTURAL SUPPORT FOR OPERATING Unit - V Periods 9 **SYSTEM** An introduction to Operating systems – ARM system Control Coprocessor – CP15 Protection unit Registers -ARM Protection unit - CP15 MMU Registers - ARM MMU Architecture - Synchronization -context Switching- input and output. ARM applications: VLSI Ruby II Advanced Communication Processor. **Total Periods** 45 References 1. Steve Furber, "ARM System on Chip Architecture", Addison -Wesley Professional, 2000 Ricardo Reis, "Design of System on a Chip: Devices and Components", Springer, 2004 2. Jason Andrews, "Verification of Hardware and Software for ARM System on Chip Design 3. (EmbeddedTechnology)", Ewnes, BK and CD-ROM, Aug 2004. P.Rashinkar, L.Paterson and Singh, "System on a Chip Verification- Methodologies and 4. Techniques", Kluwer Academic Publishers, 2000. **E-Resources** https://nptel.ac.in/courses/117106111/CO-ORDINATED BY: IIT MADRAS E1 https://nptel.ac.in/courses/108102045/5CO-ORDINATED BY: IIT DELHI E2



•

74

Faculty of Electronics and Communication Engineering
Vivekanandha College of Engineering
for Women (Autonomous),
Firuchengode. Namakkal - 637 205.

	I	EKANA nomousIn		Affiliated		Univers	ity,Chen					A TOWNSON	
Programme	M.E.						e Code	205	Reg	gulation	1	202	23
Department	1	ESIGN/ UNICA							S	emeste	r		•
Course Code		Course N	ame		Period			Credit C				n Mark	
P23VDE20		ss Adho Networ			3	T 0	P 0	3	41	CA)	60 ES		Total 100
Course Objective	At the er		about the manage stand the standvar s	he issument of the natural of the na	tes pertof Ad-hader and ecuritypelent should be the second second to be the second sec	aining noc and applic oractic	to maj d senso ations o esandp	or obsta r netwo of Ad-h rotocols	rks. oc and	n estab l senso hocan	lishm r netw dSens	vorks.	
Course		nalyze prentify Mu	otocols o	levelop	ed for	Ad ho	c and se	nsor ne	tworks			K2 K4 K2	
Outcome	CO4:Es	tworks. tablish a oplicatior		networ	k envi	ronme	nt for d	ifferent	type	of		K4	
	CO5:Un wireless			securit	y pract	ices an	d proto	cols of A	Ad-hoo	:		K2	
Pre-requisites								00-10-0					
(3/2/1 i	ndicates s		CO / Po of correl Program	ation) :	3-Stron			m, 1 - V	/eak		CO/ Map PSO	ping	
COS	РО РО	PO	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PS 01	PSO 2	PS O 3
PO 1	2 3	4			1							1	1
PO 1 3 CO 2 3	2 3 2	1	1 1								2		
PO 1 3	2		1										

Course Assessment Methods

Direct

- Continuous Assessment Test I,II&III
- 2. Assignment and Seminar
- 3. End-Semester examinations

Indirect

1. Course-end survey

Content of the syllabus

Unit –I MAC&TCP IN AD HOC NETWORKS Periods 9

Bos Chairman,

BoS Charman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.

IEEE 802.3 Standard - IEEE 802.11 Standard - Self configuration and Auto configuration-Issues in Ad-Hoc Wireless Networks-Classification of MAC Protocols for Ad-Hoc Wireless Networks-Contention Based Protocols- TCP over Ad-Hoc networks-TCP protocol overview - TCP and MANETs - Solutions for TCP over Ad-Hoc Networks. Unit -II ROUTING IN AD HOC NETWORKS Periods Introduction-Issues in design a Routing in Ad-Hoc Networks- Classification-Table driven -On demand-Hybrid – Routing Protocol with efficient flooding mechanisms-Hierarchical Routing Protocols-Power Aware **Routing Protocols** MULTICAST ROUTING PROTOCOL IN ADHOC Unit -III Periods 9 WIRELESS SENSOR NETWORKS Introduction - Issues in designing a Multicast Routing Protocol-Operation of Multicast routing protocol-Architecture - Classifications of multicast routing protocols-Tree based multicast routing protocols-Mutlicast Routing protocol based on Zone routing-Mutlicast core-Extraction Distributed Ad hoc Routing-Associativitybased Ad hoc Multicast routing. Unit –IV SENSOR MANAGEMENT Periods Management-Topology Control Protocols and Sensing Sensor Mode Selection Protocols-Time synchronization-Localization and positioning-Operating systems and Sensor Network programming-Sensor Network Simulators. Unit -V SECURITY IN AD HOC WIRELESS NETWORKS Periods 9 Security in Ad-Hoc wireless networks-Network security requirements-Issues and challenges in security provisioning-Network security attacks-Key Management Approaches-Key Management in Ad hoc wireless networks-Secure routing in Ad hoc wireless networks Total Periods 45 References AdrianPerrig, J.D. Tygar, —SecureBroadcastCommunication: In Wiredand Wireless 1. Networks, Springer, 2006. CarlosDeMoraisCordeiro,DharmaPrakashAgrawal,—AdHocandSensorNetworks: 2. Theory and Applications , 2nd Edition, World Scientific Publishing, 2011 C.SivaRamMurthyandB.S.Manoj,—AdHocWirelessNetworks-Architecturesand 3. Protocols^{II}, Pearson Education, 2004. C.K.Toh,—Ad Hoc Mobile Wireless Networksl, PearsonEducation, 2002. 4. ErdalÇayırcı, ChunmingRong, —SecurityinWirelessAdHocandSensorNetworks I, John 5. WileyandSons, 2009. HolgerKarl, Andreaswillig, —ProtocolsandArchitectures for Wireless Sensor Networks II, John 6. Wiley & Sons, Inc. 2005. Subir Kumar Sarkar, T G Basavaraju, C Puttamadappa,—Ad Hoc Mobile Wireless 7. Networks, Auerbach Publications, 2008. WaltenegusDargie,ChristianPoellabauer,—FundamentalsofWirelessSensor 8. Networks Theory and Practicel, John Wiley and Sons, 2010. E-Resources

https://nptel.ac.in/courses/106105160/21CO-ORDINATEDBY:IITKHARAGPUR

https://nptel.ac.in/courses/106105160/CO-ORDINATEDBY:IITKHARAGPUR

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

E1

E2



(Autonomous Institution, Affiliated to Anna University , Chennai) Elayampalayam, Tiruchengode $-637\ 205$



Copy emponents		Elayampan	ayanı, 1	nucne	ngouc -	- 037 20	J		TINK'S
Programme	M.E.		Prog	gramm	e Code	205	Regulation		2023
Department	}	SIGN / ELECTRO NICATION ENG	DNICS	AND			Semester		III
Course Code	Cox	urse Name	Period	ls Per	Week	Credit	Max	imum M	arks
Course Code	Co	urse maine	L	T	P	С	CA	ESE	Total
P23VDOE1	Micro sen	sors and MEMS	3	0	0	3	40	60	100
Course Objective	•	objective of the co To understand the system issues. To acquire basic k To acquire knowled to introduce the controduce the con	micro	lge on various of op	electric is types	al and m of micro	echanical control sensors. EMS and vari	ncepts of	MEMS studies
Course Outcome	CO1: Kno various sy CO2:Basic MEMS CO3: Kno CO4: Kno	of the course, the st wledge on micro fa stem issues. c knowledge on ele wledge on various wledge on optical	nbrication etrical and types of and RF	on processing the pro	chanica chanica c sensor S and va	EMS ma al concep rs. arious ca	ots of se studies.		K3 K2 K3 K3
	CO5:Basic	e knowledge on Ac	tive act	uators	ior opti	cai MEN	/15		K2

Cos	(3/2	2/1 indi	cates sti	ength o	CO / Po f correla Progran	ition) 3-	Strong,		lium, 1 -	- Weak	C		CO/I Map PSO:	ping	
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO I	3	2	2	2							2		3		
CO 2	3	2	2	2							2		3		
CO 3	3	2	2	2					2	2			3	2	
CO 4	3	2	2	2					2	2			3	2	
CO 5	3	2	2	2									3	2	

Course Assessment Methods

Direct

Pre-requisites

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar
- 3. End-Semester examinations

Indirect

1. Course – end survey



Content of t	ne syllabus	· · · · · · · · · · · · · · · · · · ·	
Unit – I	MICROFABRICATION AND MATERIALS	Periods	9
Deposition,	 Evolution of MEMS – Microsensors and actuators – Microfal Dxidation, Diffusion – MEMS materials – Metals – Physical and – Semiconductors – Electrical and chemical properties, Growt omachining. 	d chemical prop	ography, Etching, erties.
Unit – II		Periods	9
Conductivity beams – type Surface tensi	and resistivity – Elasticity – Stress and strain – Isotropic and As, Deflection – Pure bending – Torsional deflections – intrinsic	nisotropic mate stress – Resona	rials – Bending of nce – Viscosity –
Unit – II		Periods	9
Circuit an pressure se	d System issues – Electronics, Feedback systems and Nois ensor, MEMS magnetic actuators, Capacitive accelerometer.	es. Case studi	es – Commercial
Unit – IV	TYPES OF MICROSENSORS	Periods	9
microsenso	n – Thermal sensors, Radiation sensors, Mechanical sensors – s, Magnetic sensors, Bio(Chemical) sensors – SAW-ID – Strain, Temperature, Pressure and Humidity sensor.	Pressure micro Γ microsensor	sensors and Flow – fabrication –
Unit – V	OPTICAL AND RF MEMS	Periods	9
Optical ME MEMS – T MEMS.	MS – Passive MEMS optical components – Lenses, Mirror ranslation and rotation motion – RF MEMS – Basics – Samp	rs – Active act le case studies	uators for optical of optical and RF
D - C		Total Periods	45
References 1.	StephenSanturia, "Microsystems Design", Kluwer publishers, 2	2000	
2.	Julian w. Gardner, Vijay K. Varadan, Osama O. Awadelkarim, Smart Devices", John Wiley & Son LTD, 2002.		MEMS and
3.	Chang Liu, "Foundations of MEMS", Pearson Education Inc., 2	2006.	
4	NadimMaluf, "An introduction to Micro electro mechanical sy 2000		rtech House,
E-Resources			
E1	www.sciencedirect.com		
	ttps://iopscience.iop.org		

Bos Chairman,
Faculty of Electronics and Communication Engineering,
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.



(Autonomous Institution, Affiliated to Anna University, Chennai)



A Court suppression of the Court of the Cour		Elayampala				-	,		Seindard DES
Programme	M.E.	Program	nme Co	de		205	Regulation	.	2023
Department	1	DESIGN / ELECTRO IUNICATION ENG					Semester	-	III
Course Code		Course Name	Perio	ds Per	Week	Credit	Max	imum M	arks
			L	T	P	С	CA	ESE	Total
P23VDOE02	Basics	of VLSI	3	0	0	3	40	60	100
Course Objective	•	To explain the operate To discuss the steps To discuss the concept To discuss the basic of Learn the concept Description Languary	tion and involve pts of ciconcept of ts of age and	d in fa rcuit f s of FI mod descri	brication amilies GA an eling be the o	on of IC for low p d ASIC a digit	power CMOS al system	using	
		nd of the course, the st						Knowled	ige Level
		xplain the operation a							K2
Course	CO2: L in fabrio	ist the steps involved cation	in fabri	cation	of IC a	nd issues	involved		K4
Outcome	CO3: C	onstruct the low power	er CMC	S VLS	SI Circu	iits			K3
	CO4: E Logic D	xplain the different Fl Devices	PGA Aı	chitec	tures ar	nd Progra	mmable		K2
	CO5: A	nalyze the combination	onal and	l seque	ential ci	rcuits usi	ing		K4

Cos	(3/2	2/1 indi	cates sti	ength o	CO / Po f correla Progran	ition) 3-	Strong,		dium, 1-	- Weak	:		CO/I Map PSO:	ping	
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	3	2					2	1			3		
CO 2	3	3	3	2					2	2			3	2	
CO 3	3	3	3	2				2		2			3	2	
CO 4	3	3	3	2				2					3	2	
CO 5	3	3	3	2										2	

Course Assessment Methods

Direct

Pre-requisites

Continuous Assessment Test I, II & III

Verilog HDL

- 2. Assignment and Seminar
- End-Semester examinations



Faculty of Electronics and Communication Engineering Vivekanandha College of Engineering for Women (Autonomous), Tiruchengode. Namakkal - 637 205.

Indirect	Course — end survey		
Content of	f the syllabus		
Unit –	-I MOS DEVICES AND CIRCUITS	Periods	9
Evolution	n of Ics- Moore's law- VLSI design flow - MOS transistors - I	deal I-V and C	C-V characteristics,
non-ideal Realizati	I-V effects, DC transfer characteristics—Stick diagram and Layon of circuit using CMOS	out diagram- L	ayout design rules-
Unit –		Periods	9
	d CMOS fabrication – N-well, P-well and twin tub processes and shnology related CAD issues, manufacturing issues.	SOI, Layout de	sign Rules, CMOS
Unit –	III COMBINATIONAL CIRCUIT DESIGN	Periods	9
Circuit transisto	Families- Static CMOS, Ratioed circuits, Cascode voltage swit or circuits, BiCMOS, Realization of circuits using Circuit families	ch logic, Dyna	amic circuits, Pass
Unit –		Periods	9
PLDs – building	PAL, PLA, CPLD, Full custom and Semi custom ASIC designock architectures, FPGA interconnect – Routing – FPGA, Xilinx	gn- Standard of 4000 series —	cell design, FPGA Altera Cyclone III
Unit –	V VERILOG HARDWARE DESCRIPTION LANGUAGE	Periods	9
controls, level mo	ion to Verilog HDL –Basic Concepts-Identifiers-Gate primitive procedural assignments, conditional assignments, Tasks and functional placed by Dataflow modeling-switch level modeling. Design I circuits using Verilog	ions - Behavio	r modeling —Gate
2 6		Total Periods	45
Reference	 M.MorrisMano, Digital Design, 5th Edition, Prentice Hall of Ir Education (Singapore) Pvt.Ltd., NewDelhi, 2018. 	dia Pvt.Ltd.,20	03/ Pearson
2.	Neil Weste David Harris, "CMOS VLSI Design-A circuits & Edition, Pearson education, New Delhi, 2017		
3.	Palnitkar Samir, "Verilog HDL: Guide to Digital Design and sy Education, New Delhi, 2017.		
4.	Pucknell D.A and Eshraghian K, "Basic VLSI Design", PHI pu		
5.	Charles H. Roth, "Digital Systems Design Using VHDL", CL I India, 2012.	-	
6.	M.J. Smith, "Application specific integrated circuits", Addison	- ·	
7.	JohnF.Wakerly, Digital Design, Fourth Edition, Pearson /PHI, 20	16	
E-Resourc			
E1	www.electronicsforu.com		
E2	www.vlsi-expert.com		
E3	https://nptel.ac.in/courses/117106086/		
E4	https://nptel.ac.in/content/syllabus_pdf/108105113.pdf		





(Autonomous Institution, Affiliated to Anna University, Chennai) Elayampalayam, Tiruchengode – 637 205



Programme	M.E.		Pro	gramm	e Code	205	Regulation		2023
Department	T .	DESIGN / ELECTRO IUNICATION ENG					Semester		Ш
Course Code		Course Name	Perio	ds Per	Week	Credit	Maxi	mum Ma	arks
Course Code	<u> </u>	Course Ivaine	L	T	Р	С	CA	ESE	Total
P23VDOE3	I	unication Busses erfaces	3	0	0	3	40	60	100
	The ma	in objective of the cou	ırse is						
	•	To Study the concept	s of ser	ial bus	ses				
Course	•	To Study the concept	s of Lo	w Spee	d Seria	l Bus Ph	ysical Interfa	ce	
Objective	•	To Understand the co	ncepts	of CA	1				
	•	To Understand the co	ncepts	of USI	3				
	•	To Study the concept	s of PC	I					
	At the e	nd of the course, the st	udent sl	ould b	e able to)		Knowled	ge Level
	CO1: S	elect Low speed Ser	rial bus	es for	variou	s applic	ations]	K2
Course Outcome	CO2: D	emonstrate Low spe	eed ser	ial bus	es Cor	ıfigurati	on		K3
Outcome	CO3: In	nterpret Automotive	Bus F	rame s	tructur	e]	K2
	CO4: A	nalyze USB Descri	ptors]	K4
	CO5: D	escribe high speed	PCIe b	us con	figurat	ion spac	e		Κ2
Pre-requisites									

Cos	(3/2	2/1 indi	cates sh	ength o	f correla	O <mark>Map</mark> ition) 3- nme Ou	Strong,		lium, 1 -	- Weak			CO/I Map PSOs	ping	
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	3	2						2	1	2		2	
CO 2	3	3	3	2						2		2	3	2	
CO 3	3	3	3	2							2		3	2	
CO 4	3	3	3	2							2		3	2	
CO 5	3	3	3	2									3		

Course Assessment Methods

Direct

- Continuous Assessment Test I, II & III
- 2. Assignment and Seminar
- End-Semester examinations

Indirect

1. Course - end survey

Content of the syllabus

BoS Chairman,

Faculty of Electronics and Communication Engineering. Vivekanandha College of Engineering for Women (Autonomous), Tiruchengode. Namakkal - 637 205.

Unit –	_ T	LOW SPEED SERIAL BUS ARCHITECTURE	Periods	9
		S232, I2C, SPI Features, Frame structure, Control signs		
Unit –	II	LOW SPEED SERIAL BUS PHYSICAL INTERFACE	Periods	9
Serial Bus	ses RS	232, RS485, I2C, SPI, Physical Interface, Configuratio	n and applica	tions
Unit –	Ш	CAN ARCHITECTURE	Periods	9
Features,	Archit	ecture, Frame structure, Physical Interface, Data transn	nission, Appli	cations.
Unit –	IV	USB ARCHITECTURE	Periods	9
Transfer	types,	Enumeration, Descriptor types and contents, Device d	river.	
Unit –	V	PCI ARCHITECTURE	Periods	9
Revision	ıs, Fea	tures, Configuration space, Hardware protocols, Applic	ations.	
		7	Total Periods	45
Reference				
		son, J. Serial Port Complete: COM Ports, USB Virtual		
1.		Imbedded Systems, ser, 2nd Edition, Complete Guides arch 2007.	Series. Lakevi	'ew
2.	Axel	son, Jan. USB complete. Lakeview Research, 2015.		
3.	Mike	Jackson, Ravi Budruk, "PCI Express Technology", M	indshare Pres	S
4.	Wilfi	ried Voss, A Comprehensible Guide to Controller Area ia Corporation, 2 nd Edition, 2005.	Network, Co	pperhill
		son, J. Serial Port Complete: COM Ports, USB Virtual	COM Ports, a	and Ports
5.		mbedded Systems, ser, 2nd Edition, <i>Complete Guides arch</i> 2007.	Series. Lakevi	ew
6.	·	son, Jan. USB complete. Lakeview Research, 2015.		
E-Resourc	es			
E1	Seria	l Front Panel Draft Standard VITA 17.1 – 200x		
E2	Tech	nical references on www.can-cia.org, www.pcisig.com	, www.usb.or	g

BoS Chairman,

Faculty of Electronics and Communication Engineering.

Vivekanandha College of Engineering
for Women (Autonomous),

Tiruchengode. Namakkal - 637 205.



(Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205



				~ .					
Programme	M.E			e Code	205	Regulation		2023	
Department	VLSI DESIGN / ELECTR COMMUNICATION ENG					Semester			
Course Code	Course Name	Perio	ds Per	Week	Credit	Max	imum M	arks	
Course Code	Course Name	L	T	P	С	CA	ESE	Total	
P23AC001	Research Process and Methodologies	2	0	0	0	100	-	100	
	The main objective of the c	ourse is							
Course	 To understand the in 	mportano	e of R	esearch					
Objective	To acquire knowledge in Data Collection and Analysis								
_	To effectively write	reports							
	At the end of the course, the		Knowledge Level						
	CO1: Understand research p methods.	on	K2						
Course	CO2: Understand research of	lesign m	ethodol	ogies				K2	
Outcome	CO3: Analyze research related	ted infor	mation					K4	
	CO4: Follow research ethics	5					K2		
	CO5: Understand that today	uter,							
	Information Technology, bu	by ideas,	K2						
	concept, and creativity.								
Pre-requisites									

Cos	CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak Cos Programme Outcomes (POs)											CO/PSO Mapping PSOs			
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	3	2											
CO 2	3	3	3	2					2						
CO 3	3	3	3	2					2						
CO 4	3	3	3	2					2						
CO 5	3	3	3	2											

Course Assessment Methods

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar

Indirect

Course - end survey

Content of the syllabus

Unit - I INTRODUCTION TO RESEARCH Periods 9

Meaning of research problem, Sources of research problem, Criteria Characteristics of a good research Meaning of Research - Types of Research - Research Process - Problem definition - Objectives of Research - Research design - Approaches to Research - Quantitative vs. Qualitative Approach - Research Methods versus Methodology - Research and Scientific Method - Research Process - Criteria of Good Research.



83

Faculty of Electronics and Communication Engineering.

Vivekanandha College of Engineering
for Women (Autonomous),

Tiruchengode. Namakkal - 637 205.

Unit – II	RESEARCH DESIGN	Periods	9
Meaning of R	esearch Design - Need for Research Design - Features of a Goo	d Design - Im	portant Concepts
	search Design - Different Research Designs - Basic Principles	of Experiment	al Designs.
Unit – III	DATA COLLECTION	Periods	9
Data Collection	n: Collection of Primary Data - Observation Method - Interv	iew Method -	Collection of Data
through Ques	tionnaires - Collection of Data through Schedules - Different	nce between (Questionnaires and
	ollection of Secondary Data - Processing Operations - Elements	s/Types of Ana	alysis - Statistics in
Research.			
Unit – IV	DATA ANALYSIS AND INTERPRETATION	Periods	9
Data analysis	- Statistical techniques and choosing an appropriate state	tistical technic	que - Hypothesis,
Hypothesis te	ting - Data processing software (e.g. SPSS etc.) - statistical inf	erence - Interp	retation of results.
Unit - V	REPORT WRITING	Periods	9
Types of rese	arch report: Dissertation and Thesis, research paper, review	w article, sho	rt communication,
conference pr	sentation etc., Referencing and referencing styles, Research J	ournals, Index	ing and citation of
Journals, Intel	ectual property, Plagiarism.		
		Total Periods	45
References	The state of the s		
	R. Kothari, "Research Methodology - Methods and Technology	niques", 2nd l	Edition, New Age
	ernational Publishers		
E	ordens, K. S. and Abbott, B. B., "Research Design and Metholition, McGraw-Hill, 2011		
3. R	bert P. Merges, Peter S. Menell, Mark A. Lemley, "Intellectua	l Property in N	New Technological
A	ge", 2016.		-
4. D	ivis, M., Davis K., and Dunagan M., "Scientific Papers a sevier Inc.	nd Presentation	ons", 3rd Edition,
E-Resources			
1. <u>ht</u>	ps://www.oreilly.com/library/view/research-methodology/978	9353067090/	
2. ht	ps://bbamantra.com/research-methodology/		

Bos Chairman,
Faculty of Electronics and Communication Engineering,
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.



(Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205



TOWN ENDORSEMENT		Elayamp	alayam,	Tiruch	engode	e – 637 20	05	•		
Programme	M.E	Program	nme Co	de		205	Regulation		2023	
Department	1	ESIGN / ELECTR IUNICATION ENG	ONICS	AND		S	emester			
Course Code		Course Name	Perio	ds Per	Week	Credit	Max	imum M	larks	
Course Code		Jourse Name	L	T	P	С	CA	ESE	Total	
P23AC002	Pedago	Pedagogy Studies 2 0 0 0 The main objective of the course is						-	100	
Course Objective	•	Understand the conce Illustrate the practic Analyze the method of Enhance the infrastra Elaborate the direction	ept of pro e of inno of teache ucture in	vative r educa the cla	teachin ition. iss rooi	ng metho				
	At the en	nd of the course, the s	tudent sl	ould b	e able t	0		Knowle	dge Level	
Course	E .	CO1:Describe about the concept of programme design through								
Outcome	CO2:De	emonstrate the practi	ce of inr	ovativ	e teach	ing meth	odology		K2	
	CO3:Ev	aluate the method of	teacher e	ducatio	n			K4		
	CO4:Ex	amine the infrastruct	ture in th	e class	room				K3	
	CO5:De	CO5:Define the directions of future research								
Pre-requisites	-									

Cos	CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak Cos Programme Outcomes (POs)											CO/I Map PSO:	ping		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	3	2											
CO 2	3	3	3	2											
CO 3	3	3	3	2						2	2				
CO 4	3	3	2	2						2	2				
CO 5	3	3	2	2											

Course Assessment Methods

)i		

1. Continuous Assessment Test I, II & III

2. Assignment and Seminar

Indirect

1. Course - end survey

Content	of	the	syllabus
---------	----	-----	----------

Unit - I

Introduction and Methodology: Aims and rationale, Policy background, Conceptual framework and terminology, Theories of learning, Curriculum, Teacher education. Conceptual framework, Research questions. Overview of methodology and Searching.



INTRODUCTION

Faculty of Electronics and Communication Engineering
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

85

Periods

Unit –		THEMATIC OVERVIEW	Periods	9				
Thematic	overvie	w: Pedagogical practices are being used by teachers in fo	rmal and infor	mal classrooms in				
		ies. Curriculum, Teacher education.						
Unit –		PEDAGOGICAL PRACTICES	Periods	9				
Evidence	on the	effectiveness of pedagogical practices Methodology f	for the in de	pth stage: quality				
assessmen	t of inc	cluded studies. How can teacher education (curriculum	and practicum	n) and the school				
curriculum	ı and gu	idance materials best support effective pedagogy? Theor	y of change. S	trength and nature				
of the body	y of evi	lence for effective pedagogical practices. Pedagogic theory	and pedagogic	cal approaches.				
		s and beliefs and Pedagogic strategies.						
Unit –		PROFESSIONAL DEVELOPMENT	Periods	9				
Profession	ial devel	opment: alignment with classroom practices and follow-u	p support -Pee	r support from the				
head teach	er and t	he community. Curriculum and assessment Barriers to lear	ning: limited r	esources and large				
class sizes								
Unit -	V	RESEARCH GAPS AND FUTURE DIRECTIONS	Periods	9				
Research §	Research gaps and future directions, Research design, Contexts, Pedagogy, Teacher education, Curriculum							
and assessment, Dissemination and research impact.								
and assess	ment, D	issemination and research impact.	, reacher educ	cation, Curriculum				
and assess	ment, D	issemination and research impact.	Total Periods	45				
and assess	ment, D	issemination and research impact.		T				
Reference	ment, D	issemination and research impact.	Total Periods	45				
and assess	es Acker 245-26	issemination and research impact. S J, Hardman F (2001) Classroom interaction in Kenyan profile.	Fotal Periods	45, Compare, 31 (2):				
Reference	es Acker 245-26	issemination and research impact. S J, Hardman F (2001) Classroom interaction in Kenyan profile.	Fotal Periods	45, Compare, 31 (2):				
Reference	Acker 245-20 Agraw	s J, Hardman F (2001) Classroom interaction in Kenyan profile. Val M (2004) Curricular reform in schools: The importulum Studies, 36 (3): 361-379.	Fotal Periods rimary schools tance of evaluation	, Compare, 31 (2):				
Reference 1. 2.	Acker 245-20 Agraw	s J, Hardman F (2001) Classroom interaction in Kenyan profile. Val M (2004) Curricular reform in schools: The importulum Studies, 36 (3): 361-379.	Fotal Periods rimary schools tance of evaluation	, Compare, 31 (2):				
Reference	Acker 245-20 Agraw Curric Akyea	issemination and research impact. S J, Hardman F (2001) Classroom interaction in Kenyan profile. Val M (2004) Curricular reform in schools: The impor	Fotal Periods rimary schools tance of evaluation	, Compare, 31 (2):				
Reference 1. 2.	Acker 245-20 Agraw Curric Akyea resear	issemination and research impact. s J, Hardman F (2001) Classroom interaction in Kenyan profile. val M (2004) Curricular reform in schools: The importulum Studies, 36 (3): 361-379. mpong K (2003) Teacher training in Ghana - does it could	Fotal Periods rimary schools tance of evaluation	, Compare, 31 (2):				
Reference 1. 2. 3.	Acker 245-20 Agraw Curric Akyea resear	issemination and research impact. s J, Hardman F (2001) Classroom interaction in Kenyan profile. val M (2004) Curricular reform in schools: The importulum Studies, 36 (3): 361-379. mpong K (2003) Teacher training in Ghana - does it could	rimary schools tance of evaluant? Multi-site	, Compare, 31 (2): nation, Journal of teacher education				
Reference 1. 2. 3. E-Resource	Acker 245-24 Agraw Curric Akyea researes	issemination and research impact. S. J., Hardman F (2001) Classroom interaction in Kenyan process. Solution of the important studies, 36 (3): 361-379. Solution of the important studies in Ghana - does it could be project (MUSTER) country report 1. London: DFID.	rimary schools tance of evaluate? Multi-site	45 , Compare, 31 (2): Lation, Journal of teacher education HARAGPUR				

Bos Chairman,
Faculty of Electronics and Communication Engineering, Vivekanandha College of Engineering for Women (Autonomous), Tiruchengode. Namakkal - 637 205.



(Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205



State taron take		Liayampara	yam, 1	nuche	igouc –	057 205	•		Mar Crowns		
Programme	M.E		Pro	gramm	e Code	205	Regulation		2023		
Department	i .	DESIGN / ELECTRO MUNICATION ENG	ONICS	AND			Semester	Semester Maximum Marks			
Course Code		Course Name	Perio	ds Per	Week	Credit	Maxi	mum M	larks		
Course Code		Course tvalle	L	T	P	C	CA	ESE	Total		
P23AC003	Disaste	er Management	2	0	0	0	100	-	100		
Course Objective	• L re • C p • E re • C	ain objective of the concern to demonstrate eduction and humanite critically evaluate distractice from multiple povelop an understant elevance in specific ty critically understand pproaches, planning accountry or the countries categorize the Risk A	a criturian resaster reperspecting of compess of compess of compess of compess of compess they was sesson	ical ur sponse isk rec tives. If stan- disaster trength grammi vork. ment ir	dards of sand cost and ng in di	and hur f human onflict si weakne fferent c	manitarian respontations. Sesses of disacountries, particular and global le	sponse and ster in icularly evel.	policy and nd practical nanagement to their home		
Course Outcome	CO1:U CO2:A CO3:D CO4:R	and of the course, the st nderstand the effects of nalyze differences bet isaster management te isk management techn laborate the Risk assess	disaste ween d chniqu iques	er isasters es	and ha		I	Knowle	dge Level K2 K2 K3 K3 K4		
Pre-requisites											

Cos													CO/I Map PSOs	ping	
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1					2	2	2				2	1			
CO 2					2	2	2				2	1			
CO 3					2	2	2				2	1			
CO 4					2	2	2				2	1			
CO 5					2	2	2				2	1			

Course Assessment Methods

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar

Indirect

1. Course - end survey

Content of the syllah	200		
Unit - I	INTRODUCTION	Periods	9



87

Faculty of Electronics and Communication Engineering.
Vivekanandha Gollege of Engineering
for Woman (Autonomous),
Tiruchengode, Namakkal - 637 205.

		aster: Definition, Factors and Significance; Difference		ard and Disaster;
Natural a	nd Manı	nade Disasters: Difference, Nature, Types and Magnitude.		
Unit –	II	REPERCUSSIONS OF DISASTERS AND HAZARDS	Periods	9
Repercuss	ions of I	Disasters and Hazards: Economic Damage, Loss of Humar	and Animal I	ife, Destruction of
		l Disasters: Earthquakes, Volcanisms, Cyclones, Tsunami		
		alanches, Man-made disaster: Nuclear Reactor Meltdown		
and Spills,	Outbrea	iks of Disease and Epidemics, War and Conflicts.		,
Unit – I		DISASTER PRONE AREAS IN INDIA	Periods	9
Disaster P	rone Are	eas in India Study of Seismic Zones; Areas Prone to Floo	ds and Drough	its, Landslides and
Avalanche	s; Areas	Prone to Cyclonic and Coastal Hazards with Special Ref	erence to Tsun	ami; Post-Disaster
Diseases a	nd Epide	emics		•
Unit – I	137	DISASTER PREPAREDNESS AND	D1-	0
		MANAGEMENT PREPAREDNESS	Periods	9
Disaster P	reparedr	ess and Management Preparedness: Monitoring of Phen	omena Trigge	ring A Disaster or
Hazard; Ev	valuatior	n of Risk: Application of Remote Sensing, Data from Me	teorological an	d Other Agencies,
Media Rep	orts: Go	vernmental and Community Preparedness.	J	,
Unit – I		RISK ASSESSMENT	Periods	9
Risk Asse	ssment	Disaster Risk: Concept and Elements, Disaster Risk I	Reduction, Glo	bal and National
Disaster R	Risk Situ	ation. Techniques of Risk Assessment, Global Co-Ope	eration in Risl	Assessment and
Warning, 1	People's	Participation in Risk Assessment. Strategies for Surviv	al. Disaster M	itigation Meaning,
Concept a	nd Strat	egies of Disaster Mitigation, Emerging Trends in Mitig	gation. Structur	ral Mitigation and
Non-Struct	tural Mit	igation, Programs of Disaster Mitigation in India.		
		,	Fotal Periods	45
Reference				
1.		hith, Singh AK, "Disaster Management in India: Perspect book Company.	ives, issues an	d strategies "'New
2.	Sahni,	Pardeep et.al. (Eds.)," Disaster Mitigation Experiences a	nd Reflections	". Prentice Hall of
۷.	India, l	New Delhi.		,
3.	Goel S Publica	S. L., Disaster Administration and Management Text Aration Pvt. Ltd., New Delhi.	nd Case Studie	es", Deep & Deep
E-Resourc				
1.		//www.digimat.in/nptel/courses/video/124107010/L36.htm	าไ	
2.	https:	//media.ifrc.org/ifrc/what-we-do/disaster-and-crisis-manag	gement/disaster	-preparedness/



BoS Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.



(Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205



STORY ENDOWERS AND		Elayampalayam, Tiruchengode – 637 205										
Programme	M.E		Pro	gramm	e Code	205	Regulation	T	2023			
Department	1	ESIGN / ELECTRO UNICATION ENG	ONICS	AND			Semester					
Course Code		Course Name	Perio	ls Per	Week	Credit	Max	ximum Marks				
			L	T	P	C	CA	ESE	Total			
P23AC004		Value Education 2 0 0 0 100 The main objective of the course is							100			
Course Objective	• To	 To introduce the value of education and self- development. To interpret good values in students. 										
	At the en	nd of the course, the st	udent sl	ould b	e able to)		Knowle	dge Level			
	CO1:Ur	derstand education va	lues						K2			
Course	CO2:Ar	nalyze importance of	cultivat	ion val	ues				K2			
Outcome	CO3:Im	CO3:Importance of personality development K3										
	CO4:Ch	CO4:Character maintenance K3										
	CO5: Examine the religions and honesty. K4											
Pre-requisites	-											

Cos	(3/2/1 indicates strength of correlation) 3-Strong, 2 — Medium, 1 - Weak Programme Outcomes (POs)												CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	3	2											
CO 2	3	3	3	2											
CO 3	3	3	3	2					-						
CO 4	3	3	3	2		"									
CO 5	3	3	3	2											

Course Assessment Methods

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar

Indirect

1. Course - end survey

Content of the syllabus

Unit - IINTRODUCTIONPeriods9Values and self-development –Social values and individual attitudes. Work ethics, Indian vision of humanism. Moral and non-moral valuation, Standards and principles, Value judgments.Work ethics, Indian vision of



89

Faculty of Electronics and Communication Engineering
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

Unit – II	IMPORTANCE OF CULTIVATION OF VALUES	Periods	9						
Importance of c	ultivation of values. Sense of duty. Devotion, Self-relia	nce. Confiden	ce, Concentration.						
Truthfulness, Cle	eanliness. Honesty, Humanity. Power of faith, National Un	nity. Patriotisn	n. Love for nature,						
Discipline.		•	•						
Unit – III	PERSONALITY AND BEHAVIOR	D : 1							
Unit – III	DEVELOPMENT	Periods	9						
Personality and	Behavior Development - Soul and Scientific attitude. I	Positive Think	ing. Integrity and						
discipline. Punct	uality, Love and Kindness. Avoid fault Thinking. Free from	anger, Dignity	of labour.						
Unit – IV	RELATIONSHIP MANAGEMENT	Periods	9						
Universal brothe	rhood and religious tolerance True friendship. Happiness Vs	suffering, love	e for truth.						
Aware of self-destructive habits. Association and Cooperation. Doing best for saving nature.									
Unit - V	CHARACTER AND COMPETENCE	Periods	9						
Character and C	Competence -Holy books vs Blind faith. Self-managemen	nt and Good	health. Science of						
	uality, Nonviolence, Humility, Role of Women. All religion								
	ol. Honesty, Studying effectively.								
		Fotal Periods	45						
References									
1. Cha	kroborty, S.K. "Values and Ethics for organizations Theory	and practice",	Oxford						
	versity Press, New Delhi 2011.	• ,							
E-Resources									
1.	s://www.ncbi.nlm.nih.gov/pmc/articles/PMC5132380/								
2. http	s://www.examrace.com/Study-Material/Education/Value-Education/	lucation-YouT	ube-Lecture-						

Bos Chairman,
Faculty of Electronics and Communication Engineering,
Vivekanandha College of Engineering
for Memon (Autonomous),
Tiruchongode, Namakkal - 637 205.





(CT3)	(<i>P</i>	(Autonomous Institution, Affiliated to Anna University, Chennai) Elayampalayam, Tiruchengode – 637 205									
TOTAL SUCCESSION OF THE PARTY O		Elayampa									
Programme	M.E			~	e Code	205	Regulation		2023		
Department		DESIGN / ELECTRO IUNICATION ENG					Semester				
Course Code		Course Name	Period	ls Per	Week	Credit	Max	mum M	larks		
Course Code	· ·	Course manne	L	Т	P	C	CA	ESE	Total		
P23AC005		ution of India	2	0	0	0	100		100		
Course Objective	• T ci	on objective of the co o understand the pren vil rights perspective. o identify the growt onstitutional role and mergence of nationhor o illustrate the role of evolution and its impa o categorize the gov o interpret the vario	h of Ind entitle od in the focialist on the ernance	dian dement e early sm in ne initie	opinion to civi years o India at al drafti es in th	regarding and each of Indian fter the coing of the organ	ng modern Inconomic right nationalism. commenceme e Indian Cons	ndian in	ntellectuals' well as the e Bolshevik		
		end of the course, the				e to		Knowle	edge Level K2		
Course											
Outcome							i aunes.		K3		
		nderstand the function							K2		
		emonstrate the govern							K4		
	CO5: P	rioritize the local and	district	admin	istratior	in state	S.		K4		

Cos	(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak Cos Programme Outcomes (POs)											CO/PSO Mapping PSOs			
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	2	2		1	1								
CO 2	3	3	2	2											
CO 3	3	3	2	2											
CO 4	3	3	2	2											
CO 5	3	3	2	2											

Course Assessment Methods

Direct

Pre-requisites

- 1. Continuous Assessment Test I, II & III
- Assignment and Seminar

Indirect

1. Course - end survey

Content of the syllabus



Faculty of Electronics and Communication Engineering Vivekanandha College of Engineering for Women (Autonomous), Tiruchengode. Namakkal - 637 205.

Unit - I	INTRODUCTION	Periods	9						
History of Makin	g of the Indian Constitution: History Drafting Committee, (Composition &	& Working)						
Unit – II	PHILOSOPHY OF THE INDIAN CONSTITUTION	Periods	9						
Philosophy of the	Indian Constitution: Preamble, Salient Features	<u> </u>							
Unit – III	CONTOURS OF CONSTITUTIONAL RIGHTS & DUTIES	Periods	9						
Contours of Cons	Contours of Constitutional Rights& Duties: Fundamental Rights- Right to Equality- Right to Freedom								
Right against E	xploitation- Right to Freedom of Religion ,Cultural and	d Educational	Rights, Right to						
Constitutional Re	emedies, Directive Principles of State Policy, Fundamental I	Outies							
Unit – IV	ORGANS OF GOVERNANCE	Periods	9						
Organs of Govern	nance: Parliament, Composition, Qualifications and Disqual	ifications, Pow	ers and Functions,						
Executive, Presi-	dent, Governor, Council of Ministers, Judiciary, Appoin	tment and Tr	ansfer of Judges,						
	owers and Functions.								
Unit - V	LOCAL ADMINISTRATION	Periods	9						
Local Administra	ation: District's Administration head: Role and Importan-	ce, Municipali	ties: Introduction,						
Mayor and role of	of Elected Representative, CEO of Municipal Corporation.	Pachayati raj:	Introduction, PRI:						
ZilaPachayat. El	lected officials and their roles, CEO ZilaPachayat: Po	osition and re	ole. Block level:						
Organizational H	ierarchy (Different departments) Village level: Role of Elect	ted and Appoin	nted officials,						
Importance of gra	ass root democracy								
		Total Periods	45						
References									
1. The (1. The Constitution of India, 1950 (Bare Act), Government Publication.								
2. Dr. S. N. Busi, Dr. B. R. Ambedkar framing of Indian Constitution, 1st Edition, 2015.									
3. M. P.	3. M. P. Jain, Indian Constitution Law, 7th Edition., Lexis Nexis, 2014.								
E-Resources									
1. http	s://nptel.ac.in/courses/129/106/129106002/ CO-ORDINATE	ED BY : IIT M	ADRAS						
2. http	2. https://niti.gov.in/niti-lecture								

BoS Chairman,

Faculty of Electronics and Communication Engineering.

Vivekanandha College of Engineering
for Women (Autonomous),

Tiruchengode, Namakkal - 637 205.



(Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205



		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1															
Programme	M.E	Program	nme Co	de		205	Regulation	n 20	023								
Department)	ESIGN / ELECTRO IUNICATION ENG	ONICS	AND			Semeste	er									
Course Code		Course Name	Perio	ds Per	Week	Credit	Maxi	mum Marl	KS								
Course Code		Course manne	L	T	P	C	CA	ESE	Total								
P23AC006	English Paper V	for Research Writing	2	0	0	0	100	-	100								
	1	ne main objective of the course is Illustrate the improve your writing skills and level of readability															
Course	1																
Objective	• U	nderstand the skills n	eeded v	vhen w	riting a	Title											
	• E	nsure the good quality	y of pap	er at v	ery firs	t-time sul	omission.										
	• E	laborate the concept of	of writin	ıg skill	s for su	bmission	of paper.										
	At the e	nd of the course, the st	udent sl	nould b	e able t	0]	Knowledge	Level								
_	CO1: U	nderstand forming an	d brake	up ser	itences	•		K2	;								
Course	CO2:In	portance of finding p	lagiaris	m.				K4									
Outcome	CO3: S	CO3: Summarize the concept of literature reviews. K2															
	CO4: E	xtend the focus on sk	ill deve	lopmer	nt activ	ities.		K2	,								
	CO5: I	Develop the writing ski	lls in th	e paper				K3									
Pre-requisites		,															

Cos	(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak Programme Outcomes (POs)											CO/PSO Mapping PSOs			
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	3	2				1							
CO 2	3	3	3	2											
CO3	3	3	3	2											
CO 4	3	3	3	2											
CO 5	3	3	2	2											

Course Assessment Methods

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar

Indirect

Course - end survey

Content of the syllabus

 Unit - I
 PLANNING AND PREPARATION
 Periods
 9

Planning and Preparation, Word Order, Breaking up long sentences, Structuring Paragraphs and Sentences, Being Concise and Removing Redundancy, Avoiding Ambiguity and Vagueness.

BoS Chairman,

Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.

Unit – 1	II	CLARIFICATIONS	Periods	9
		Did What, Highlighting Your Findings, Hedging and ons of a Paper, Abstracts. Introduction.		
Unit – I	II	LITERATURE REVIEW	Periods	9
Review of t	the Lit	erature, Methods, Results, Discussion, Conclusions, The Fir	ıal Check.	~~~
Unit – I	V	SKILL DEVELOPMENT - I	Periods	9
		eded when writing a Title, key skills are needed when writing an Introduction, skills needed when writing a Review of		
Unit - V	V	SKILL DEVELOPMENT - II	Periods	9
writing the	Discu	when writing the Methods, skills needed when writing the ssion, skills are needed when writing the Conclusions, useful possibly be the first-time submission	ol phrases, how	v to ensure paper is
			Total Period	s 45
References	3			
1.	Gold	port R (2006) Writing for Science, Yale University Press (av	ailable on Go	ogle Books)
2.	D 1			
	Day 1	R (2006) How to Write and Publish a Scientific Paper, Camb	oridge Univers	sity Press
3.	Adria			
3. E-Resource	Adria Heide	R (2006) How to Write and Publish a Scientific Paper, Camb n Wallwork, English for Writing Research Papers, S		
	Adria Heide es	R (2006) How to Write and Publish a Scientific Paper, Camb n Wallwork, English for Writing Research Papers, S	Springer New	York Dordrecht

BoS Chairman,
Faculty of Electronics and Communication Engineering Vivekanandha College of Engineering for Women (Autonomous),

Tiruchengode. Namakkal - 637 205.



(Autonomous Institution, Affiliated to Anna University, Chennai)



	Elayampalayam, Tiruchengode – 637 205									
Programme	M.E Programme Code				205	Regulation	n 2	023		
Department	VLSI DESIGN / ELECTRO COMMUNICATION ENG				S	emester				
Course Code	Course Name	Perio	ds Per	Week	Credit	Maxii	ximum Marks			
Course Code	Course Ivallie	L	T	P	С	CA	ESE	Total		
P23AC007	Personality Development through Life Enlightenment Skills	2	0	0	0	100	-	100		
Course Objective	The main objective of the co Learn to achieve the Identify a person with Determine wisdom in Interpret managing o Extend the increasing	highest h stable n studen thers ef	goal h mind, its. fective	pleasin	g persona	lity and deter	rmination.			
Course Outcome	At the end of the course, the student should be able to CO1: Identify goals CO2: Analyze Personality development K2 CO3: Make use of appropriate life and career goals CO4: Developing relationships with others K3 CO5: Understand the value of diversity K2									
Pre-requisites		- Constitution and Falle of Allerday								

Cos													CO/PSO Mapping PSOs		
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO1	3	3	3	2					2		1				
CO 2	3	3	3	2					2						
CO 3	3	3	3	2					2	2					
CO 4	3	3	3	2						2					
CO 5	3	3	3	2											

Course Assessment Methods

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar

Indirect

1. Course - end survey

Conten	t of tl	ne syl	labus

Unit - I	NEETISATAKAM – I	Periods	9
----------	------------------	---------	---

Neetisatakam-Holistic development of personality

Verses- 19,20,21,22 (wisdom)

Verses-29,31,32 (pride & heroism)

Verses- 26,28,63,65 (virtue)

Unit – II	NEETISATAKAM – II	Periods	9
-----------	-------------------	---------	---



Faculty of Electronics and Communication Engineering Vivekanandha College of Engineering for Women (Autonomous), Tiruchengode, Namakkal - 637 205.

	am-Holistic development of personality		
	,53,59 (dont's)		
Verses- 71	,73,75,78 (do's)		
	ADDRO LOVETO DE LA TODO DE LA TOD		
Unit –	APPROACH TO DAY TO DAY WORK AND DUTIES	Periods	9
Approach	to day to day work and duties.		
Shrimad B	hagwad Geeta:		
	Verses 41, 47,48,		
	Verses 13, 21, 27, 35,		
	Verses 5,13,17, 23, 35,		
	-Verses 45, 46, 48.		
Unit –		Periods	9
	of basic knowledge.		
	hagwad Geeta:		
^	Verses 56, 62, 68		
	-Verses 13, 14, 15, 16,17, 18		
Unit -		Periods	9
	of Role model.		
	hagwad Geeta:		
Chapter 2-V	Verses 17, Verses 36,37,42,		
	Verses 18, 38,39		
	- Verses 37,38,63		
Спарил	- V CISCS 37,30,03	Total Periods	45
Reference	2	Total Lellous	43
1.	"Srimad Bhagavad Gita" by Swami SwarupanandaAdvaita A Kolkata	shram (Publication	Department)
2.	Bhartrihari's Three Satakam (Niti-sringar-vairagya) by P.Gopina	ath,	
3.	Rashtriya Sanskrit Sansthanam, New Delhi.	4.5000000000000000000000000000000000000	
E-Resourc	es		
1.	https://library.um.edu.mo/ebooks/b17771201.pdf		
2.	https://www.staticcontents.youth4work.com/university/Documerach/29f57018-6412-4dee-b24b-ac29e54a0f9e.pdf	nts/Colleges/Colleg	eSummaryAt

Bos Chairman,
Faculty of Electronics and Communication Engineering.
Vivekanandha College of Engineering
for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.



(Autonomous Institution, Affiliated to Anna University , Chennai) Elayampalayam, Tiruchengode $-\,637\,205$



Open encoured	1214,	yanipala yani,	1 II done	ngoue	037 205	,			1.00000 1009-002	
Programme	M.E	ion	20)23						
Department	VLSI DESIGN / EL COMMUNICATIO					Semester				
Course Code	Course Name	Peri	ods Per	Week	Credit		ximum N	1ark	(S	
Course Code	Course Ivallie	L	T	P	C	CA	ES	E	Total	
P23AC008	UNIVERSAL HUM VALUES	AN 2	0	0	0	100	_		100	
Course Objective	 To assist students in understanding the differences between values and skills, and in understanding the need, basic guidelines, content and the process of value education. To help students initiate a process of dialog within themselves to understand what they 'really want to be' in their lives and professions To help students understand the meaning of happiness and prosperity for human beings. To help students understand harmony at all the levels of human living and to lead an ethical life 									
	At the end of the cours	Knowledge Level K2								
	At the end of the course, the student should be able to, CO1: Evaluate the significance of value inputs in formal education and start applying them in their life and profession									
Course Outcome	CO2:Distinguish be accumulation of physic Competence of an indi	K2								
	CO3: Analyze the value respect in their life and	trust and	K2							
	CO4: Examine the rol and nature.	К3								
Pre-requisites										

COs	CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak Programme Outcomes (POs)											CO/PSO Mapping PSOs			
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
201	1	1		3	3	1	2	3	3	2	3	1			
20 2	2	ı	2	3	2	2	2	2	1	1	3	1			
O 3	3	1	2	3	3	1	3	2	2	1	2	3			
CO4	1	2	3	1	3	2	2	2	3	1	2	1			
CO5	2	1	2	1	2	1	3	3	2	2	1				

Course Assessment Methods

Direct

- 1. Continuous Assessment Test I, II & III
- 2. Assignment and Seminar

Indirect

1. Course - end survey

Content of the syllabus



Faculty of Electronics and Communication Engineering.
Vivekanandina College of Engineering
for Women (Autonomous),
Tiruchengode. Namakkal - 637 205.

Unit - I Introduction-Basic Human Aspiration	Periods	9
The basic human aspirations and their fulfillment through Right under	standing and I	Resolution, Right
understanding and Resolution as the activities of the Self, Self being ce	ntral to Huma	n Existence; All-
encompassing Resolution for a Human Being, its details and solution	n of problems	in the light of
Resolution.		
Unit – II Right Understanding (Knowing)	Periods	9
The domain of right understanding starting from understanding the l	numan being ((the knower, the
experiencer and the doer) and extending up to understanding nature/existe	nce – its interc	onnectedness and
co-existence; and finally understanding the role of human being in existence		uct).
Unit – III Understanding Human Being	Periods	9
Understanding the human being comprehensively as the first step and the c	ore theme of th	iis course; human
being as co-existence of the self and the body; the activities and pote	ntialities of th	e self; Basis for
harmony/contradiction in the self	T 5 · 1	
Unit – IV Understanding Nature and Existence	Periods	9
A comprehensive understanding (knowledge) about the existence, Natur	e being includ	ed; the need and
process of inner evolution (through self-exploration, self awareness ar	id self-evaluat	ion), particularly
awakening to activities of the Self: Realization, Understanding and Contem		
Unit - V Understanding Human Conduct	Periods	9
Understanding Human Conduct, different aspects of All-encompassi	ng Resolution	(understanding,
wisdom, science etc.), Holistic way of living for Human Being with Allen	compassing Re	solution covering
all four dimensions of human endeavor viz., realization, thought, behavio	r and work (pa	irticipation in the
larger order) leading to harmony at all levels from Self to Nature and entire		
Text Books	Total Period	ls 45
D. D. Gour D. Asthono G. D. Dogario 2010 (2nd Davised Edition	A Foundation	n Course in
1. Human Values and Professional Ethics. ISBN 978-93-87034-4		
Dunnaria Vancan Dunfaniana I Editar ad III		
2. Delhi, 2022.	na book ruons	sining, ivew
References E-Resources		
1. Ivan Illich, 1974, Energy & Equity, The Trinity Press, Worcest	er and Harner	Colling USA
2. E.F. Schumacher, 1973, Small is Beautiful: a study of econom	ics as if people	mattered Blond
& Briggs, Britain		mattoroa, Brona
		, munorous, Brona
& Briggs, Britain		, mattered, Brond

Bos Chairman,
Faculty of Electronics and Communication Engineering, Vivekanandha College of Engineering for Women (Autonomous),
Tiruchengode, Namakkal - 637 205.



(Autonomous Institution, Affiliated to Anna University, Chennai) Elayampalayam, Tiruchengode – 637 205



ENOGHET.		Diayumpun	ryum, r	ii delle	igoue	057 205	,		a rewes			
Programme	M.E	Programme Code 205 Regulation							2023			
Department			IGN / ELECTRONICS AND NICATION ENGINEERING Semester									
Course Code		Course Name	Perio	ds Per	Week	Credit	Max	imum M	larks			
Course Code		Course Ivallie	L	T	P	С	CA	ESE	Total			
P23AC009	Online	Course	2	0	0	0	100	-	100			
Course Objective	• II • U • D • M • C	Distinguish about job opportunities.										
	At the e		Knowledge Level K3									
Course	CO2: Id		K2									
Outcome	CO3:A		K5									
	1	CO4: Categorize in Quantitative Reasoning and Technological Literacy.										
	CO5: I	CO5: Develop the ICT tools for the specific course.										
Pre-requisites												

Cos	(3/2	2/1 indi	cates sti	ength o	CO / Po f correla Progran	ition) 3-	Strong,		lium, 1 -	- Weak			CO/I Map PSOs	ping	
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2	PSO 3
CO 1	3	3	2	2						2					
CO 2	3	3	2	2						2					
CO 3	3	3	2	2						2	2				
CO 4	3	3	2	2						2	2				
CO 5	3	3	2	2							2				

Course Assessment Methods

Direct Online Assignments and Assessments

Indirect 1. Course - end survey

LIST OF COURSES

Online Courses such as:

- 1. NPTEL Courses
- 2. SWAYAM Courses
- 3. IIT-B Spoken Tutorials
- 4. UDEMY Courses
- 5. CCNA Courses
- 6. MOOC Courses
- 7. Microsoft Virtual Academy Certification courses etc.,

Bos Chairman,
Faculty of Electronics and Communication Engineering. Vivekanandha College of Engineering for Women (Autonomous), Tiruchengode, Namakkal - 637 205.